
DL205 User Manual Volume 1 of 2

D2-USER-M



Manual Revisions



Title: DL205 User Manual

Manual Number: D2-USER-M

Edition/Rev	Date	Description of Changes
Original	1/94	original issue
Rev A	9/95	minor corrections
2nd Edition	6/97	added DL250, downsized manual
Rev A	5/98	minor corrections
Rev B	7/99	added torque specs for base and I/O
Rev C	11/99	minor corrections
Rev D	03/00	added new PID features, minor corrections
Rev E	11/00	added CE information, minor corrections
Rev F	11/01	added surge protection info, corrected RLL and DRUM instructions, minor corrections
3rd Edition	06/02	added DL250–1 and DL260 CPUs, local expansion I/O, ASCII and MODBUS instructions split manual into two volumes
		(Note: DL250 has same functionality as DL250–1 except for local expansion I/O capability.)

Vol. 1: Table of Contents

Chapter 1: Getting Started

Introduction	1–2
The Purpose of this Manual	1–2
Where to Begin	1–2
Supplemental Manuals	1–2
Technical Support	1–2
Conventions Used	1–3
Key Topics for Each Chapter	1–3
DL205 System Components	1–4
CPUs	1–4
Bases	1–4
I/O Configuration	1–4
I/O Modules	1–4
Programming Methods	1–4
DirectSOFT32 Programming for Windows	1–4
Handheld Programmer	1–4
DL205 System Diagrams	1–5
DirectLOGICE Part Numbering System	1–7
Quick Start for PLC Validation and Programming	1–9
Step 1: Unpack the DL205 Equipment	1–9
Step 2: Install the CPU and I/O Modules	1–10
Step 3: Remove Terminal Strip Access Cover	1–10
Step 4: Add I/O Simulation	1–10
Step 5: Connect the Power Wiring	1–11
Step 6: Connect the HandheldProgrammer	1–11
Steps to Designing a Successful System	1–12
Step 1: Review the Installation Guidelines	1–12
Step 2: Understand the CPU Setup Procedures	1–12
Step 3: Understand the I/O System Configurations	1–12
Step 4: Determine the I/O Module Specifications and Wiring Characteristics	1–12
Step 5: Understand the System Operation	1–12
Step 6: Review the Programming Concepts	1–13
Step 7: Choose the Instructions	1–13
Step 8: Understand the Maintenance and Troubleshooting Procedures	1–13

Chapter 2: Installation, Wiring, and Specifications

Safety Guidelines	2-2
Plan for Safety	2–2
Safety Techniques	2–2
Class 1, Division 2 Approval	2–2
Orderly System Shutdown	2–3
System Power Disconnect	2–3
Mounting Guidelines	2–4
Base Dimensions	2–4
Panel Mounting and Layout	2–5
Enclosures	2–6
Environmental Specifications	2–7
Power	2–7
Agency Approvals	2–7
Component Dimensions	2–8
Installing DL205 Bases	2–9
Choosing the Base Type	2–9
Mounting the Base	2–9
Using Mounting Rails	2–10
Installing Components in the Base	2–11
Base Wiring Guidelines	2–12
Base Wiring	2–12
I/O Wiring Strategies	2–13
PLC Isolation Boundaries	2–13
Powering I/O Circuits with the Auxiliary Supply	2–14
Powering I/O Circuits Using Separate Supplies	2–15
Sinking / Sourcing Concepts	2-16
I/O "Common" Terminal Concepts	2–17
Connecting DC I/O to "Solid State" Field Devices	2–18
Solid State Input Sensors	2–18
Solid State Output Loads	2–18
Relay Output Guidelines	2-20
Surge Suppresion For Inductive Loads	
Prolonging Relay Contact Life	2–22
I/O Modules Position, Wiring, and Specification	2–24
Slot Numbering	2-24
Module Placement Restrictions	2–24
Special Placement Considerations for Analog Modules	2–25
Discrete Input Module Status Indicators	2–25
Color Coding of I/O Modules	2–25
Wiring the Different Module Connectors	2–26
I/O Wiring Checklist	2–27
Glossary of Specification Terms	2–28
DL205 Modules	2-30



Chapter 3: CPU Specifications and Operations

Overview	3–2
General CPU Features	3–2
DL230 CPU Features	3–2
DL240 CPU Features	3–2
DL250–1 CPU Features	3–3
DL260 CPU Features	3–3
CPU General Specifications	3–4
CPU Base Electrical Specifications	3–5
CPU Hardware Features	3–6
Mode Switch Functions	3–7
Status Indicators	3–7
Adjusting the Analog Potentiometers	3–8
Communication Ports	3–8
Port 1 Specifications	3–9
Port 2 Specifications	3–10
Using Battery Backup	3–11
Enabling the Battery Backup	3–11
Selecting the Program Storage Media	3–12
Built-in EEPROM	3–12
EEPROM Sizes	3–12
EEPROM Operations	3–12
CPU Setup	3–13
Installing the CPU	3–13
Connecting the Programming Devices	
Auxiliary Functions	
Clearing an Existing Program	3–15
Setting the Clock and Calendar	3–15
Initializing System Memory	3–15
Setting the CPU Network Address	3–16
Setting Retentive Memory Ranges	3–16
Password Protection	3–16
Setting the Analog Potentiometer Ranges	3–17
CPU Operation	3–19
CPU Operating System	3–19
Program Mode Operation	3-20
Run Mode Operation	3-20
Read Inputs	3–21
Read Inputs from Specialty and Remote I/O	3–21
Service Peripherals and Force I/O	3–21
CPU Bus Communication	3–22
Update Clock, Special Relays, and Special Registers	3–22
Solve Application Program	3–23
Solve PID Loop Equations	3–23
Write Outputs	3–23

Write Outputs to Specialty and Remote I/O	3–24 3–24
I/O Response Time	3-25
Is Timing Important for Your Application?	3-25
Normal Minimum I/O Response	3-25
I I	3–25
Improving Response Time	3–26
CPU Scan Time Considerations	3–27
Initialization Process	3–28
Reading Inputs	3–28
Reading Inputs from Specialty I/O	3-29
	3-29
	3–30 3–30
Update Clock / Calendar, Special Relays, Special Registers	3–30
Writing Outputs to Specialty I/O	3–31
Diagnostics	3–31
	3–32
PLC Numbering Systems	3-33
	3–33
V–Memory	3–34
Binary-Coded Decimal Numbers	3–34
Hexadecimal Numbers	3–34
Memory Map	3-35
	3-35
Discrete and Word Locations	3–35
V-Memory Locations for Discrete Memory Areas	3-35
Input Points (X Data Type)	3-36
Output Points (Y Data Type)	3–36
	3–36
\	3–36
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Counters and Counter Status Bits (CT Data type)	
Counter Current Values (V Data Type)	3–37 3–37
Stages (S Data type)	3–38
Special Relays (SP Data Type)	3–38
Remote I/O Points (GX Data Type)	3–38
DL230 System V-memory	3-39
DL240 System V-memory	3-41
DL250-1 System V-memory (applies to DL250)	3–44
DL260 System V-memory	3–47
DL230 Memory Map	3–50
DL240 Memory Map	3–51
DL250–1 Memory Map	3-52
DL260 Memory Map	3–53

X Input / Y Output Bit Map	3–54
Control Relay Bit Map	
Stage Control / Status Bit Map	3–60
Timer and Counter Status Bit Maps	3–62
Remote I/O Bit Map (DL 260 only)	3-63
Chapter 4: System Design and Configuration	
onapter 4: Oyotom Beorgii ana Coningaration	
DL205 System Design Strategies	4-2
I/O System Configurations	4–2
Networking Configurations	4–2
Module Placement	4–3
Slot Numbering	4–3
Module Placement Restrictions	4–3
Automatic I/O Configuration	4–4
Manual I/O Configuration	4–4
Removing a Manual Configuration	4–5
Power–On I/O Configuration Check	4–5
I/O Points Required for Each Module	4–6
Calculating the Power Budget	4–7
Managing your Power Resource	4–7
CPU Power Specifications	4–7
Module Power Requirements	4–7
Power Budget Calculation Example	4–9
Power Budget Calculation Worksheet	4–10
Local Expansion I/O	4–11
D2-CM Local Expansion Module	4–11
D2-EM Local Expansion Module	4–12
D2-EXCBL-1 Local Expansion Cable	4–12
DL260 Local Expansion System	4–13
DL250–1 Local Expansion System	4–14
Expansion Base Output Hold Option	4-15
Enabling I/O Configuration Check using <i>Direct</i> SOFT32	4–16
Remote I/O Expansion	4–17
How to Add Remote I/O Channels	4–17
Configuring the CPU's Remote I/O Channel	4–18
Configure Remote I/O Slaves	4-20
Configuring the Remote I/O Table	4-20
Remote I/O Setup Program	4–21
Remote I/O Test Program	4-22
Network Connections to MODBUS and DirectNet	4–23
Configuring Port 2	4–23
MODBUS Port Configuration	4–24

DirectNET Port Configuration	4–25
Network Slave Operation	4-26
MODBUS Function Codes Supported	4–26
Determining the MODBUS Address	4–26
If Your Host Software Requires the Data Type and Address	4–27
Example 1: V2100	4–28
Example 2: Y20	4–28
Example 3: T10 Current Value	4–28
Example 4: C54	4–28
If Your MODBUS Host Software Requires an Address ONLY	4-29
Example 1: V2100 584/984 Mode	4-30
Example 2: Y20 584/984 Mode	4-30
Example 3: T10 Current Value 484 Mode	4–30
Example 4: C54 584/984 Mode	4-30
Determining the DirectNET Address	4-30
Network Master Operation	4–31
Step 1: Identify Master Port # and Slave #	4–32
Step 2: Load Number of Bytes to Transfer	4-32
Step 3: Specify Master Memory Area	4-33
Step 4: Specify Slave Memory Area	4–33
Communications from a Ladder Program	4–34
Multiple Read and Write Interlocks	4–34
·	4–35
Network MODBUS RTU Master Operation (DL260 only)	
MODBUS Function Codes Supported	4–35
MODBUS Port Configuration	4-36
RS-485	4–37
Network	4–37
RS-232	4–37
Network	4–37
MODBUS Read from Network (MRX)	4–38 4–39
MRX Slave Memory Addresss	4-39
MRX Master Memory Addresses	4–39
MRX Exception Response Buffer	4-39
MODBUS Write to Network (MWX)	4-40
MWX Slave Memory Address	4-41
MWX Master Memory Addresses	4–41
MWX Number of Elements	4–41
MWX Exception Response Buffer	4–41
MRX / MWX Example in <i>Direct</i> SOFT32	4–42
Multiple Read and Write Interlocks	4–42
DL260 Non–Sequence Protocol (ASCII In/Out and PRINT)	4–44
MODBUS Port Configuration	4–44
RS-485	4-45
Network	4-45
RS-232	4-45
Network	4–45

DL250-1 Non-Sequence Protocol (PRINT)	4-46
MODBUS Port Configuration	4-46
RS-422	4–47
Network	
RS-232	
Network	
Chapter 5: Standard RLL Instructions	
Introduction	5–2
Using Boolean Instructions	5–5
END Statement	5–5
Simple Rungs	5-5
Normally Closed Contact	5-5
Contacts in Series	5–6
Midline Outputs	5–6
Parallel Elements	5–6
Joining Series Branches in Parallel	5–7
Joining Parallel Branches in Series	5–7
Combination Networks	5–7
Boolean Stack	5–7
Comparative Boolean	5–8
Immediate Boolean	5–9
Boolean Instructions	5–10
Store (STR)	5–10
Store Not (STRN)	5–10
Store Bit-of-Word (STRB)	5–11
Store Not Bit-of-Word (STRNB)	5–11
Or (OR)	5–12
Or Not (ORN)	5–12
Or Bit-of-Word (ORB)	
Or Not Bit-of-Word (ORNB)	
And (AND)	5–14
And Not (ANDN)	5–14
And Bit-of-Word (ANDB)	5–15
And Not Bit-of-Word (ANDNB)	5–15
And Store (AND STR)	5–16
Or Store (OR STR)	5–16
Out (OUT)	5–17
Out Bit-of-Word (OUTB)	5–18
Or Out (OR OUT)	5–19
Not (NOT)	5–19
Positive Differential (PD)	5-20
Store Positive Differential (STRPD)	5–21
Store Negative Differential (STRND)	5–21
Or Positive Differential (ORPD)	5–22
Or Negative Differential (ORND)	5–22



And Positive Differential (ANDPD)	5-23
And Negative Differential (ANDND)	
Set (SET)	5-24
Reset (RST)	5-24
Set Bit-of-Word (SETB)	
Reset Bit-of-Word (RSTB)	
Pause (PAUSE)	
Comparative Boolean	
Store If Equal (STRE)	
Store If Not Equal (STRNE)	
Or If Equal (ORE)	
Or If Not Equal (ORNE)	
And If Equal (ANDE)	
And If Not Equal (ANDNE)	
Store (STR)	
Store Not (STRN)	
Or (OR)	
Or Not (ORN)	
And (AND)	
And Not (ANDN)	
Immediate Instructions	
Store Immediate (STRI)	
Store Not Immediate (STRNI)	
Or Immediate (ORI)	
Or Not Immediate (ORNI)	
And Immediate (ANDI)	
And Not Immediate (ANDNI)	
Out Immediate (OUTI)	5–36
Or Out Immediate (OROUTI)	
Out Immediate Formatted (OUTIF)	
Set Immediate (SETI)	
Reset Immediate (RSTI)	
Load Immediate (LDI)	
Load Immediate Formatted (LDIF)	
Timer, Counter and Shift Register Instructions	
Using Timers	
Timer (TMR)	5–42
and Timer Fast (TMRF)	5–4
Timer Example Using Discrete Status Bits	5–43
Timer Example Using Comparative Contacts	5–43
Accumulating Timer (TMRA) and Accumulating Fast Timer (TMRAF)	5–44
Accumulating Timer Example using Discrete Status Bits	5–45
Accumulator Timer Example Using Comparative Contacts	5–45
Counter (CNT)	
Counter Example Using Discrete Status Bits	
Counter Example Using Comparative Contacts	5-47


5	Stage Counter (SGCNT) Stage Counter Example Using Discrete Status Bits Stage Counter Example Using Comparative Contacts Jp Down Counter (UDC)	5–49 5–49 5–50
ι	Jp / Down Counter Example Using Discrete Status Bits	5–51 5–51 5–52
Accı	umulator / Stack Load and Output Data Instructions	5–53
L	Jsing the Accumulator	5-53
	Copying Data to the Accumulator	5-53
	Changing the Accumulator Data	5–54
	Jsing the Accumulator Stack	5–55
	Jsing Pointers	5–57
	.oad (LD)	5–58
	oad Double (LDD)	5-59
	.oad Formatted (LDF)	5-60
	.oad Address (LDA)	5–61
	oad Accumulator Indexed (LDX)	5–62 5–63
		5–63 5–64
	oad Real Number (LDR)	5-65
	Out Double (OUTD)	5–66
	Out Formatted (OUTF)	5–67
	Out Indexed (OUTX)	5–68
	Out Least (OUTL)	5–69
	Out Most (OUTM)	5–69
	Pop (POP)	5-70
	umulator Logical Instructions	5–71
	And (AND)	5–71
	And Double (ANDD)	5–72
	And Formatted (ANDF)	5-73
	And with Stack (ANDS)	5–74
	Or (OR)	5–75
	Or Double (ORD)	5-76
	Or Formatted (ORF)	5–77
	Or with Stack (ORS)	5–78
Е	Exclusive Or (XOR)	5–79
	Exclusive Or Double (XORD)	5–80
	Exclusive Or Formatted (XORF)	5–81
	Exclusive Or with Stack (XORS)	5–82
C	Compare (CMP)	5–83
	Compare Double (CMPD)	5–84
	Compare Formatted (CMPF)	5-85
	Compare with Stack (CMPS)	5-86
(Compare Real Number (CMPR)	5-87

Math Instructions	5–88
Add (ADD)	5–88
Add Double (ADDD)	5–89
Add Real (ADDR)	5-90
Subtract (SUB)	5–91
Subtract Double (SUBD)	5-92
Subtract Real (SUBR)	5-93
Multiply (MUL)	
Multiply Double (MULD)	5-95
Multiply Real (MULR)	5–96
Divide (DIV)	5–97
Divide Double (DIVD)	5–98
Divide Real (DIVR)	
Increment (INC)	5–100
Decrement (DEC)	5-100
Add Binary (ADDB)	
Add Binary Double (ADDBD)	
Subtract Binary (SUBB)	
Subtract Binary Double (SUBBD)	
Multiply Binary (MULB)	
Divide Binary (DIVB)	
Increment Binary (INCB)	
Decrement Binary (DECB)	
Add Formatted (ADDF)	
Subtract Formatted (SUBF)	
Multiply Formatted (MULF)	
Divide Formatted (DIVF)	
Add Top of Stack (ADDS)	
Subtract Top of Stack (SUBS)	
Multiply Top of Stack (MULS)	
Divide by Top of Stack (DIVS)	
Add Binary Top of Stack (ADDBS)	
Subtract Binary Top of Stack (SUBBS)	
Multiply Binary Top of Stack (MULBS)	
Divide Binary by Top of Stack (DIVBS)	
Transcendental Functions	
Sine Real (SINR)	5–121
Cosine Real (COSR)	
Tangent Real (TANR)	
Arc Sine Real (ASINR)	
Arc Cosine Real (ACOSR)	
Arc Tangent Real (ATANR)	
Square Root Real (SQRTR)	5–122
Bit Operation Instructions	5-123
Sum (SUM)	5–123
Shift Left (SHFL)	
Shift Right (SHFR)	
Rotate Left (ROTL)	

Rotate Right (ROTR)	5-127
Encode (ENCO)	5-128
Decode (DECO)	5-129
Number Conversion Instructions (Accumulator)	5-130
Binary (BIN)	
Binary Coded Decimal (BCD)	
Invert (INV)	
Ten's Complement (BCDCPL)	
Binary to Real Conversion (BTOR)	
Real to Binary Conversion (RTOB)	5-135
Radian Real Conversion (RADR)	5-136
Degree Real Conversion (DEGR)	5-136
ASCII to HEX (ATH)	5-137
HEX to ASCII (HTA)	5-138
Segment (SEG)	5-140
Gray Code (GRAY)	5-141
Shuffle Digits (SFLDGT)	5-142
Shuffle Digits Block Diagram	5–142
Table Instructions	5–144
Move (MOV)	5–144
Move Memory Cartridge / Load Label (MOVMC) (LDLBL)	
Copy Data From a Data Label Area to V Memory	
Copy Data From V Memory to a Data Label Area	
Set Bit (SETBIT)	
Reset Bit (RSTBIT)	5-148
Fill (FILL)	5-150
Find (FIND)	
Find Greater Than (FDGT)	
Table to Destination (TTD)	
Remove from Bottom (RFB)	
Source to Table (STT)	
Remove from Table (RFT)	
Add to Top (ATT)	
Table Shift Left (TSHFL)	
Table Shift Right (TSHFR)	
AND Move (ANDMOV)	
OR Move (ORMOV)	
Exclusive OR Move (XORMOV)	
Find Block (FINDB)	
Swap (SWAP)	
Clock / Calendar Instructions	
Date (DATE)	
Time (TIME)	5–176
CPU Control Instructions	5–177
No Operation (NOP)	5-177
End (END)	5-177
Stop (STOP)	5-178
Reset Watch Dog Timer (RSTWT)	5-178




Program Control Instructions	5–179
Goto Label (GOTO) (LBL)	5-179
For / Next (FOR) (NEXT)	5-180
Goto Subroutine (GTS) (SBR)	5-182
Subroutine Return (RT)	5-182
Subroutine Return Conditional (RTC)	5-182
Master Line Set (MLS)	
Master Line Reset (MLR)	5-185
Understanding Master Control Relays	
MLS/MLR Example	5–186
Interrupt Instructions	5-187
Interrupt (INT)	5–187
Interrupt Return (IRT)	
Interrupt Return Conditional (IRTC)	
Enable Interrupts (ENI)	5-188
Disable Interrupts (DISI)	5-188
Interrupt Example for Interrupt Module	5-189
Interrupt Example for Software Interrupt	5-190
Intelligent I/O Instructions	5-191
Read from Intelligent Module (RD)	
Write to Intelligent Module (WT)	
Network Instructions	
Read from Network (RX)	
Write to Network (WX)	
Message Instructions	
Fault (FAULT)	
Fault Example	
Data Label (DLBL)	
ASCII Constant (ACON)	
Numerical Constant (NCON)	
Data Label Example	
Print Message (PRINT)	
,	5–205
MODBUS Read from Network (MRX)	
MRX Slave Memory Address	
MRX Master Memory Addresses	
MRX Number of Elements	
MRX Exception Response Buffer	
MRX Example	
MODBUS Write to Network (MWX)	
MWX Slave Memory Address	
MWX Master Memory Addresses	
MWX Number of Elements	
MWX Exception Response Buffer	
MWXExample	5-210





ASCII Instructions (DL	260)	 	5-211
Reading ASCII Input	Strings	 	5-211
Writing ASCII Outpu	t Strings	 	5-211
Managing the ASCII	Strings	 	5-211
ASCII Input (AIN) .		 	5-212
ASCII Find (AFIND)		 	5-216
AFIND Search Exam	ıple	 	5-217
ASCII Extract (AEX)		 	5-219
ASCII Compare (CM	IPV)	 	5-220
ASCII Print to V-me	mory (VPRINT)	 	5-221
ASCII Swap Bytes (3WAPB)	 	5-227
Byte Swap Preferen	ces	 	5-227
ASCII Clear Buffer (A	4CRB)	 	5-228



In This Chapter. . . .


- Introduction
- Conventions Used
- DL205 System Components
- Programming Methods
- *Direct*LOGIC[™] Part Numbering System
- Quick Start for PLC Validation and Programming
- Steps to Designing a Successful System

Introduction

The Purpose of this Manual

Thank you for purchasing our DL205 family of products. This manual shows you how to install, program, and maintain the equipment. It also helps you understand how to interface them to other devices in a control system.

This manual contains important information for personnel who will install DL205 PLCs and components, and for the PLC programmer. If you understand PLC systems, our manuals will provide all the information you need to start and keep your system up and running.



Where to Begin

If you already understand PLCs please read Chapter 2, "Installation, Wiring, and Specifications", and proceed on to other chapters as needed. Keep this manual handy for reference when you have questions. If you are a new DL205 customer, we suggest you read this manual completely to understand the wide variety of features in the DL205 family of products. We believe you will be pleasantly surprised with how much you can accomplish with our products.

Supplemental Manuals

If you have purchased operator interfaces or *Direct*SOFT32, you will need to supplement this manual with the manuals that are written for these products.

Technical Support

We realize that even though we strive to be the best, the information may be arranged in such a way you cannot find what you are looking for. First, check these resources for help in locating the information:

- **Table of Contents** chapter and section listing of contents, in the front of this manual
- Quick Guide to Contents chapter summary listing on the next page
- Appendices reference material for key topics, near the end of this manual
- **Index** alphabetical listing of key words, at the end of this manual

You can also check our online resources for the latest product support information:

Internet – Our address in Brazil is http://www.soliton.com.br

If you still need assistance, please call us at 770–844–4200. Our technical support group is glad to work with you in answering your questions. They are available Monday through Friday from 9:00 A.M. to 6:00 P.M. Eastern Standard Time. If you have a comment or question about any of our products, services, or manuals, please fill out and return the 'Suggestions' card that was shipped with this manual.

Conventions Used



When you see the "light bulb" icon in the left-hand margin, the paragraph to its immediate right will give you a **special tip**.

The word **TIP:** in boldface will mark the beginning of the text.



When you see the "notepad" icon in the left-hand margin, the paragraph to its immediate right will be a **special note**.

The word **NOTE:** in boldface will mark the beginning of the text.




When you see the "exclamation mark" icon in the left—hand margin, the paragraph to its immediate right will be a **warning**. This information could prevent injury, loss of property, or even death (in extreme cases).

The word **WARNING:** in boldface will mark the beginning of the text.

Key Topics for Each Chapter

The beginning of each chapter will list the key topics that can be found in that chapter.



DL205 System Components

The DL205 family is a versatile product line that provides a wide variety of features in an extremely compact package. The CPUs are small, but offer many instructions normally only found in larger, more expensive systems. The modular design also offers more flexibility in the fast moving industry of control systems. The following is a summary of the major DL205 system components.

CPUs

There are four feature enhanced CPUs in this product line, the DL230, DL240, DL250–1 and DL260. All CPUs include built-in communication ports. Each CPU offers a large amount of program memory, a substantial instruction set and advanced diagnostics. The DL250–1 features drum timers, floating–point math, 4 built in PID loops with automatic tuning and 2 bases of local expansion capability. The DL260 features ASCII IN/OUT and extended MODBUS communications, table and trigonometric instructions, 16 PID loops with autotuning and up to 4 bases of local expansion. Details of these CPU features and more are covered in Chapter 3, CPU Specifications and Operation.

Bases

Four base sizes are available: 3, 4, 6 and 9 slot. The (-1) bases (with a connector for local expansion on the right side) can serve in local, local expansion and remote I/O configurations. All bases include a built-in power supply. The (-1) bases can replace existing non (-1) bases if necessary.

I/O Configuration

The DL230 and DL240 CPUs can support up to 256 local I/O points. The DL250–1 can support up to 768 local I/O points with up to two expansion bases. The DL260 can support up to 1280 local I/O points with up to four expansion bases. These points can be assigned as input or output points. The DL240, DL250–1 and DL260 systems can also be expanded by adding remote I/O points. The DL250–1 and DL260 provide a built–in master for remote I/O networks. The I/O configurations are explained in Chapter 4, System Design and Configuration.

I/O Modules

The DL205 has some of the most powerful modules in the industry. A complete range of discrete modules which support 24 VDC, 110/220 VAC and up to 10A relay outputs (subject to derating) are offered. The analog modules provide 12 and 16 bit resolution and several selections of input and output signal ranges (including bipolar). Several specialty and communications modules are also available.

Programming Methods

There are two programming methods available to the DL205 CPUs, RLL (Relay Ladder Logic) and RLL^{PLUS} (Stage Programming). Both the **Direct**SOFT32 programming package and the handheld programmer support RLL and Stage.


DirectSOFT32
Programming for
Windows™

The DL205 can be programmed with one of the most advanced programming packages in the industry —*Direct*SOFT32. *Direct*SOFT32 is a Windows-based software package that supports many Windows-features you already know, such as cut and paste between applications, point and click editing, viewing and editing multiple application programs at the same time, etc. *Direct*SOFT32 universally supports the *Direct*LOGIC™ CPU families. This means you can use the *same Direct*SOFT32 package to program DL05, DL06, DL105, DL205, DL305, DL405 or any new CPUs we may add to our product line. There is a separate manual that discusses the *Direct*SOFT32 programming software.


Handheld Programmer All DL205 CPUs have a built-in programming port for use with the handheld programmer (D2–HPP). The handheld programmer can be used to create, modify and debug your application program. A separate manual that discusses the DL205 Handheld Programmer is available.

DL205 System Diagrams

The diagram below shows the major components and configurations of the DL205 system. The next two pages show specific components for building your system.





DirectLOGIC DL205 Family



DirectLOGIC[™] Part Numbering System

As you examine this manual, you will notice there are many different products available. Sometimes it is difficult to remember the specifications for any given product. However, if you take a few minutes to understand the numbering system, it may save you some time and confusion. The charts below show how the part numbering systems work for each product category. Part numbers for accessory items such as cables, batteries, memory cartridges, etc. are typically an abbreviation of the description for the item.





Quick Start for PLC Validation and Programming

If you have experience with PLCs, or want to setup a quick example, this section is what you want to use. This example is not intended to explain everything needed to start-up your system. It is only intended to provide a general picture of what is needed to get your system powered-up.


DL205 Equipment

Step 1: Unpack the Unpack the DL205 equipment and verify you have the parts necessary to build this demonstration system. The minimum parts needed are as follows:

- Base
- **CPU**
- D2-16ND3-2 DC input module or a F2-08SIM input simulator module
- D2-16TD1-2 DC output module
- *Power cord
- *Hook up wire
- *A 24 VDC toggle switch (if not using the input simulator module)
- *A screwdriver, regular or Phillips type
- * These items are not supplied with your PLC.

You will need at least one of the following programming options:


- DirectSOFT32 Programming Software, DirectSOFT32 Manual, and a programming cable (connects the CPU to a personal computer), or
- D2-HPP Handheld Programmer and the Handheld Programmer Manual



Step 2: Install the CPU and I/O Modules

Insert the CPU and I/O into the base. The CPU must go into the first slot of the base (adjacent to the power supply).


- Each unit has a plastic retaining clip at the top and bottom. Slide the retainer clips to the out position before installing the module.
- With the unit square to the base, slide it in using the upper and lower guides.
- Gently push the unit back until it is firmly seated in the backplane.
- Secure the unit to the base by pushing in the retainer clips.



Placement of discrete, analog and relay modules are not critical and may go in any slot in any base, however for this example, install the output module in the slot next to the CPU and the input module in the next. Limiting factors for other types of modules are discussed in Chapter 4, System Design and Configuration. You must also make sure you do not exceed the power budget for each base in your system configuration. Power budgeting is also discussed in Chapter 4.


Step 3: Remove Terminal Strip Access Cover

Remove the terminal strip cover. It is a small strip of clear plastic that is located on the base power supply.



Step 4: Add I/O Simulation


To finish this quick start exercise or study other examples in this manual, you will need to install an input simulator module (or wire an input switch as shown below), and add an output module. Using an input simulator is the quickest way to get physical inputs for checking out the system or a new program. To monitor output status, any discrete output module will work.




Wire the switches or other field devices prior to applying power to the system to ensure a point is not accidentally turned on during the wiring operation. Wire the input module (X0) to the toggle switch and 24VDC auxiliary power supply on the CPU terminal strip as shown. Chapter 2, Installation, Wiring, and Specifications provides a list of I/O wiring guidelines.

Step 5: Connect the Power Wiring

Connect the wires as shown. Observe all precautions stated earlier in this manual. For details on wiring see Chapter 2, Installation, Wiring, and Specifications. When the wiring is complete, replace the CPU and module covers. Do not apply power at this time.



Step 6: Connect the Handheld Programmer Connect the D2–HPP to the top port (RJ style phone jack) of the CPU using the appropriate cable.



Step 7: Switch On the System Power


Apply power to the system and ensure the PWR indicator on the CPU is on. If not, remove power from the system and check all wiring and refer to the troubleshooting section in Chapter 9 for assistance.


Step 8: Enter the Program

Slide the switch on the CPU to the STOP position (250–1 / 260 only) and then back to the TERM position. This puts the CPU in the program mode and allows access to the CPU program. The PGM indicator should be illuminated on the HPP. Enter the following keystrokes on the HPP:



NOTE: It is not necessary for you to configure the I/O for this system since the DL205 CPUs automatically examine any installed modules and establishes the correct configuration.






After entering the simple example program slide the switch from the TERM position to the RUN position and back to TERM. The RUN indicator on the CPU will come on indicating the CPU has entered the run mode. If not repeat Step 8 insuring the program is entered properly or refer to the troubleshooting guide in chapter 9.

During Run mode operation, the output status indicator "0" on the output module should reflect the switch status. When the switch is on the output should be on.

Steps to Designing a Successful System


Step 1: Review the Installation Guidelines Always make safety your first priority in any system application. Chapter 2 provides several guidelines that will help provide a safer, more reliable system. This chapter also includes wiring guidelines for the various system components.

Step 2: Understand the CPU Setup Procedures The CPU is the heart of your automation system. Make sure you take time to understand the various features and setup requirements.






Step 3: Understand the I/O System Configurations It is important to understand how your local I/O system can be configured. It is also important to understand how the system Power Budget is calculated. This can affect your I/O placement and/or configuration options.



Step 4: Determine the I/O Module Specifications and Wiring Characteristics There are many different I/O modules available with the DL205 system. Chapter 2 provides the specifications and wiring diagrams for the discrete I/O modules.






NOTE: Specialty modules have their own manuals and are not included in this manual.

Step 5: Understand the System Operation

Before you begin to enter a program, it is very helpful to understand how the DL205 system processes information. This involves not only program execution steps, but also involves the various modes of operation and memory layout characteristics. See Chapter 3 for more information.




Step 6: Review the Programming Concepts


The DL205 provides four main approaches to solving the application program, including the PID loop task depicted in the next figure.

- RLL diagram-style programming is the best tool for solving boolean logic and general CPU register/accumulator manipulation. It includes dozens of instructions, which will augment drums, stages, and loops.
- The DL250–1 and DL260 have four timer/event drum types, each with up to 16 steps. They offer both time and/or event-based step transitions. Drums are best for a repetitive process based on a single series of steps.
- Stage programming (also called RLL^{Plus}) is based on state-transition diagrams. Stages divide the ladder program into sections which correspond to the states in a flow chart of your process.
- The DL260 PID Loop Operation uses setup tables to configure 16 loops. The DL250–1 PID Loop Operation uses setup tables to configure 4 loops. Features include; auto tuning, alarms, SP ramp/soak generation, and more.


Standard RLL Programming (see Chapter 5)




Timer/Event Drum Sequencer



Stage Programming (see Chapter 7)



PID Loop Operation (see Chapter 8)




Step 7: Choose the Instructions

Step 8: Understand the Maintenance and Troubleshooting Procedures

Once you have installed the system and understand the theory of operation, you can choose from one of the most powerful instruction sets available.

Equipment failures can occur at any time. Switches fail, batteries need to be replaced, etc. In most cases, the majority of the troubleshooting and maintenance time is spent trying to locate the problem. The DL205 system has many built-in features that help you quickly identify problems. Refer to Chapter 9 for diagnostics and troubleshooting tips.



Installation, Wiring, and Specifications

In This Chapter. . . .

- Safety Guidelines
- Mounting Guidelines
- Installing DL205 Bases
- Installing Components in the Base
- Base Wiring Guidelines
- I/O Wiring Strategies
- I/O Modules Position, Wiring, and Specifications
- Glossary of Specification Terms

Safety Guidelines



WARNING: Providing a safe operating environment for personnel and equipment is your responsibility and should be your primary goal during system planning and installation. Automation systems can fail and may result in situations that can cause serious injury to personnel or damage to equipment. Do not rely on the automation system alone to provide a safe operating environment. You should use external electromechanical devices, such as relays or limit switches, that are independent of the PLC application to provide protection for any part of the system that may cause personal injury or damage.

Every automation application is different, so there may be special requirements for your particular application. Make sure you follow all national, state, and local government requirements for the proper installation and use of your equipment.

Plan for Safety

The best way to provide a safe operating environment is to make personnel and equipment safety part of the planning process. You should examine *every* aspect of the system to determine which areas are critical to operator or machine safety.

If you are not familiar with PLC system installation practices, or your company does not have established installation guidelines, you should obtain additional information from the following sources.

- NEMA The National Electrical Manufacturers Association, located in Washington, D.C., publishes many different documents that discuss standards for industrial control systems. You can order these publications directly from NEMA. Some of these include: ICS 1, General Standards for Industrial Control and Systems ICS 3, Industrial Systems ICS 6, Enclosures for Industrial Control Systems
- NEC The National Electrical Code provides regulations concerning the installation and use of various types of electrical equipment. Copies of the NEC Handbook can often be obtained from your local electrical equipment distributor or your local library.
- Local and State Agencies many local governments and state governments have additional requirements above and beyond those described in the NEC Handbook. Check with your local Electrical Inspector or Fire Marshall office for information.

Safety Techniques

The publications mentioned provide many ideas and requirements for system safety. At a minimum, you should follow these regulations. Using the techniques listed below will further help reduce the risk of safety problems.

- Orderly system shutdown sequence in the PLC control program.
- Emergency stop switch for disconnecting system power.

Class 1, Division 2 Approval

This equipment is suitable for use in Class 1, Division 2, groups A, B, C and D or non-hazardous locations only.




WARNING: Explosion Hazard:

- Substitution of components may impair suitability for Class 1, Division 2.
- Do not disconnect equipment unless power has been switched off or the area is known to be non–hazardous.

Orderly System Shutdown

The first level of protection can be provided with the PLC control program by identifying machine problems. Analyze your application and identify any shutdown sequences that must be performed. Typical problems are jammed or missing parts, empty bins, etc. that do not pose a risk of personal injury or equipment damage.

WARNING: The control program *must not* be the only form of protection for any problems that may result in a risk of personal injury or equipment damage.




System Power Disconnect

By using electromechanical devices, such as master control relays and/or limit switches, you can prevent accidental equipment startup. When installed properly, these devices will prevent *any* machine operations from occurring.

For example, if the machine has a jammed part, the PLC control program can turn off the saw blade and retract the arbor. However, since the operator must open the guard to remove the part, you must include a bypass switch to disconnect *all* system power any time the guard is opened.

The operator must also have a quick method of manually disconnecting *all* system power. This is accomplished with a mechanical device clearly labeled as an **Emergency Stop** switch.



After an Emergency shutdown or any other type of power interruption, there may be requirements that must be met before the PLC control program can be restarted. For example, there may be specific register values that must be established (or maintained from the state prior to the shutdown) before operations can resume. In this case, you may want to use retentive memory locations, or include constants in the control program to ensure a known starting point.

Mounting Guidelines


Before installing the PLC system you will need to know the dimensions of the components considered. The diagrams on the following pages provide the component dimensions to use in defining your enclosure specifications. Remember to leave room for potential expansion.



NOTE: If you are using other components in your system, refer to the appropriate manual to determine how those units can affect mounting dimensions.

Base Dimensions


The following information shows the proper mounting dimensions. The height dimension is the same for all bases. The depth varies depending on your choice of I/O module. The length varies as the number of slots increase. Make sure you have followed the installation guidelines for proper spacing.





	A (Base To	otal Width)	B (Mounting Hole)		C (Component Width)		D (Width with Exp. Unit)	
Base	Inches	Millime- ters	Inches	Millimeters	Inches	Millimeters	Inches	Millimeters
3-slot	6.77"	172mm	6.41"	163mm	5.8"	148mm	7.24"	184mm
4-slot	7.99"	203mm	7.63"	194mm	7.04"	179mm	8.46"	215mm
6-slot	10.43"	265mm	10.07"	256mm	9.48"	241mm	10.90"	277mm
9-slot	14.09"	358mm	13.74"	349mm	13.14"	334mm	14.56"	370mm


Panel Mounting and Layout

It is important to design your panel properly to help ensure the DL205 products operate within their environmental and electrical limits. The system installation should comply with all appropriate electrical codes and standards. It is important the system also conforms to the operating standards for the application to insure proper performance. The diagrams below reference the items in the following list.










- 1. Mount the bases horizontally to provide proper ventilation.
- 2. If you place more than one base in a cabinet, there should be a minimum of 7.2" (183mm) between bases.
- 3. Provide a minimum clearance of 2" (50mm) between the base and all sides of the cabinet. There should also be at least 1.2" (30mm) of clearance between the base and any wiring ducts.
- 4. There must be a minimum of 2" (50mm) clearance between the panel door and the nearest DL205 component.

Note: The cabinet configuration below is not suitable for EU installations. Refer to Appendix F European Union Directives.



- 5. The ground terminal on the DL205 base must be connected to a single point ground. Use copper stranded wire to achieve a low impedance. Copper eye lugs should be crimped and soldered to the ends of the stranded wire to ensure good surface contact. Remove anodized finishes and use copper lugs and star washers at termination points. A general rule is to achieve a 0.1 ohm of DC resistance between the DL205 base and the single point ground.
- 6. There must be a single point ground (i.e. copper bus bar) for all devices in the panel requiring an earth ground return. The single point of ground must be connected to the panel ground termination.

The panel ground termination must be connected to earth ground. For this connection you should use #12 AWG stranded copper wire as a minimum. Minimum wire sizes, color coding, and general safety practices should comply with appropriate electrical codes and standards for your region.

A good common ground reference (Earth ground) is essential for proper operation of the DL205. There are several methods of providing an adequate common ground reference, including:

- a) Installing a ground rod as close to the panel as possible.
- b) Connection to incoming power system ground.
- 7. Properly evaluate any installations where the ambient temperature may approach the lower or upper limits of the specifications. Place a temperature probe in the panel, close the door and operate the system until the ambient temperature has stabilized. If the ambient temperature is not within the operating specification for the DL205 system, measures such as installing a cooling/heating source must be taken to get the ambient temperature within the DL205 operating specifications.
- 8. Device mounting bolts and ground braid termination bolts should be #10 copper bolts or equivalent. Tapped holes instead of nut-bolt arrangements should be used whenever possible. To assure good contact on termination areas impediments such as paint, coating or corrosion should be removed in the area of contact.
- 9. The DL205 system is designed to be powered by 110/220 VAC, 24 VDC, or 125 VDC normally available throughout an industrial environment. Electrical power in some areas where the PLCs are installed is not always stable and storms can cause power surges. Due to this, powerline filters are recommended for protecting the DL205 PLCs from power surges and EMI/RFI noise. The Automation Powerline Filter, for use with 120 VAC and 240 VAC, 1–5 Amps, is an exellent choice

These units install easily between the power source and the PLC.

Enclosures

Your selection of a proper enclosure is important to ensure safe and proper operation of your DL205 system. Applications of DL205 systems vary and may require additional features. The minimum considerations for enclosures include:

- Conformance to electrical standards
- Protection from the elements in an industrial environment
- Common ground reference
- Maintenance of specified ambient temperature
- Access to equipment
- Security or restricted access
- Sufficient space for proper installation and maintenance of equipment

Environmental Specifications

The following table lists the environmental specifications that generally apply to the DL205 system (CPU, Bases, I/O Modules). The ranges that vary for the Handheld Programmer are noted at the bottom of this chart. I/O module operation may fluctuate depending on the ambient temperature and your application. Please refer to the appropriate I/O module specifications for the temperature derating curves applying to specific modules.

Specification	Rating
Storage temperature	-4° F to 158° F (-20° C to 70° C)
Ambient operating temperature*	32° F to 131° F (0° C to 55° C)
Ambient humidity**	30% – 95% relative humidity (non–condensing)
Vibration resistance	MIL STD 810C, Method 514.2
Shock resistance	MIL STD 810C, Method 516.2
Noise immunity	NEMA (ICS3-304)
Atmosphere	No corrosive gases

^{*} Operating temperature for the Handheld Programmer and the DV–1000 is 32° to 122° F (0° to 50° C) Storage temperature for the Handheld Programmer and the DV–1000 is –4° to 158° F (–20° to70° C). **Equipment will operate below 30% humidity. However, static electricity problems occur much more frequently at lower humidity levels. Make sure you take adequate precautions when you touch the equipment. Consider using ground straps, anti-static floor coverings, etc. if you use the equipment in low humidity environments.

Power

The power source must be capable of supplying voltage and current complying with the base power supply specifications.

Specification	AC Powered Bases	24 VDC Powered Bases	125 VDC Powered Bases		
Part Numbers	D2-03B-1, D2-04B-1, D2-06B-1, D2-09B-1	D2-03BDC1-1, D2-04BDC1-1, D2-06BDC1-1, D2-09BDC1-1	D2-06BDC2-1, D2-09BDC2-1		
Input Voltage Range	100–240 VAC +10% –15%	10.2 – 28.8VDC (24VDC) with less than 10% ripple	104–240 VDC +10% –15%		
Maximum Inrush Current	30 A	10A	20A		
Maximum Power	80 VA	25W	30W		
Voltage Withstand (dielectric)	1 minute @ 1500 VAC between primary, secondary, field ground, and run relay				
Insulation Resistance	> 10 MΩ at 500 VDC				
Auxiliary 24 VDC Output	20–28 VDC, less than 1V p-p 300mA max.	None	20–28 VDC, less than 1V p-p 300mA max.		
Fusing (internal to base power supply)	non-replaceable 2A @ 250V slow blow fuse; external fusing recommended	non–replaceable 3.15A @ 250V slow blow fuse; external fusing recommended	non-replaceable 2A @ 250V slow blow fuse; external fusing recommended		

Agency Approvals

Some applications require agency approvals. Typical agency approvals which your application may require are:


- UL (Underwriters' Laboratories, Inc.)
- CSA (Canadian Standards Association)
- FM (Factory Mutual Research Corporation)
- CUL (Canadian Underwriters' Laboratories, Inc.)


Component Dimensions

Before installing your PLC system you will need to know the dimensions for the components in your system. The diagrams on the following pages provide the component dimensions and should be used to define your enclosure specifications. Remember to leave room for potential expansion. Appendix E provides the weights for each component.




NOTE: If you are using other components in your system, make sure you refer to the appropriate manual to determine how those units can affect mounting dimensions.





Handheld programmer cable




Installing DL205 Bases

Type

Choosing the Base The DL205 system offers four different sizes of bases and three different power supply options.


The following diagram shows an example of a 6-slot base.



Your choice of base depends on three things.

- Number of I/O modules required
- Input power requirement (AC or DC power)
- Available power budget

Mounting the Base All I/O configurations of the DL205 may use any of the base configurations. The bases are secured to the equipment panel or mounting location using four M4 screws in the corner tabs of the base. The full mounting dimensions are given in the previous section on Mounting Guidelines.






WARNING: To minimize the risk of electrical shock, personal injury, or equipment damage, always disconnect the system power before installing or removing any system component.

Using Mounting Rails

The DL205 bases can also be secured to the cabinet by using mounting rails. You should use rails that conform to DIN EN standard 50 022. Refer to our catalog for a complete line of DIN rail, DINnectors and DIN rail mounted apparatus. These rails are approximately 35mm high, with a depth of 7.5mm. If you mount the base on a rail, you should also consider using end brackets on each end of the rail. The end brackets help keep the base from sliding horizontally along the rail. This helps minimize the possibility of accidentally pulling the wiring loose.


If you examine the bottom of the base, you'll notice small retaining clips. To secure the base to a DIN rail, place the base onto the rail and gently push up on the retaining clips. The clips lock the base onto the rail.

To remove the base, pull down on the retaining clips, lift up on the base slightly, and pull it away from the rail.



Installing Components in the Base

To insert components into the base: first slide the module retaining clips to the out position and align the PC board(s) of the module with the grooves on the top and bottom of the base. Push the module straight into the base until it is firmly seated in the backplane connector. Once the module is inserted into the base, push in the retaining clips to firmly secure the module to the base.





WARNING: Minimize the risk of electrical shock, personal injury, or equipment damage, always disconnect the system power before installing or removing any system component.

Base Wiring Guidelines


Base Wiring




The diagrams show the terminal connections located on the power supply of the DL205 bases. The base terminals can accept up to 16 AWG. You may be able to use larger wiring depending on the type of wire used, but 16 AWG is the recommended size. Do not overtighten the connector screws; recommended torque value is 7.81 pound-inches (0.882 N•m).

NOTE: You can connect either a 115 VAC or 220 VAC supply to the AC terminals. Special wiring or jumpers are not required as with some of the other *Direct*LOGIC™ products.


12/24 VDC Base Terminal Strip



110/220 VAC Base Terminal Strip



125 VDC Base Terminal Strip






WARNING: Once the power wiring is connected, install the plastic protective cover. When the cover is removed there is a risk of electrical shock if you accidentally touch the wiring or wiring terminals.

I/O Wiring Strategies


The DL205 PLC system is very flexible and will work in many different wiring configurations. By studying this section before actual installation, you can probably find the best wiring strategy for your application . This will help to lower system cost, wiring errors, and avoid safety problems.

PLC Isolation Boundaries

PLC circuitry is divided into three main regions separated by isolation boundaries, shown in the drawing below. Electrical isolation provides safety, so that a fault in one area does not damage another. A powerline filter will provide isolation between the power source and the power supply. A transformer in the power supply provides magnetic isolation between the primary and secondary sides. Opto-couplers provide optical isolation in Input and Output circuits. This isolates logic circuitry from the field side, where factory machinery connects. Note the discrete inputs are isolated from the discrete outputs, because each is isolated from the logic side. Isolation boundaries protect the operator interface (and the operator) from power input faults or field wiring faults. When wiring a PLC, it is extremely important to avoid making external connections that connect logic side circuits to any other.




The next figure shows the physical layout of a DL205 PLC system, as viewed from the front. In addition to the basic circuits covered above, AC-powered and 125VDC bases include an auxiliary +24VDC power supply with its own isolation boundary. Since the supply output is isolated from the other three circuits, it can power input and/or output circuits!




In some cases, using the built-in auxiliary +24VDC supply can result in a cost savings for your control system. It can power combined loads up to 300mA. Be careful not to exceed the current rating of the supply. If you are the system designer for your application, you may be able to select and design in field devices which can use the +24VDC auxiliary supply.

Powering I/O Circuits with the Auxiliary Supply All AC powered and 125VDC DL205 bases feature the internal auxiliary supply. If input devices AND output loads need +24VDC power, the auxiliary supply may be able to power both circuits as shown in the following diagram.




12/24VDC powered DL205 bases are designed for application environments in which low-voltage DC power is more readily available than AC. These include a wide range of battery-powered applications, such as remotely-located control, in vehicles, portable machines, etc. For this application type, all input devices and output loads typically use the same DC power source. Typical wiring for DC-powered applications is shown in the following diagram.



Powering I/O Circuits Using Separate Supplies


In most applications it will be necessary to power the input devices from one power source, and to power output loads from another source. Loads often require high-energy AC power, while input sensors use low-energy DC. If a machine operator is likely to come in close contact with input wiring, then safety reasons also require isolation from high-energy output circuits. It is most convenient if the loads can use the same power source as the PLC, and the input sensors can use the auxiliary supply, as shown to the left in the figure below.

If the loads cannot be powered from the PLC supply, then a separate supply must be used as shown to the right in the figure below.



Some applications will use the PLC external power source to also power the input circuit. This typically occurs on DC-powered PLCs, as shown in the drawing below to the left. The inputs share the PLC power source supply, while the outputs have their own separate supply.

A worst-case scenario, from a cost and complexity view-point, is an application which requires separate power sources for the PLC, input devices, and output loads. The example wiring diagram below on the right shows how this can work, but also the auxiliary supply output is an unused resource. You will want to avoid this situation if possible.




Sinking / Sourcing Concepts

Before going further in the study of wiring strategies, you must have a solid understanding of "sinking" and "sourcing" concepts. Use of these terms occurs frequently in input or output circuit discussions. It is the goal of this section to make these concepts easy to understand, further ensuring your success in installation. First the following short definitions are provided, followed by practical applications.


Sinking = provides a path to supply ground (–) Sourcing = provides a path to supply source (+)

First you will notice these are only associated with DC circuits and not AC, because of the reference to (+) and (-) polarities. Therefore, sinking and sourcing terminology only applies to DC input and output circuits. Input and output points that are sinking or sourcing only can conduct current in only one direction. This means it is possible to connect the external supply and field device to the I/O point with current trying to flow in the wrong direction, and the circuit will not operate. However, you can successfully connect the supply and field device every time by understanding "sourcing" and "sinking".

For example, the figure to the right depicts a "sinking" input. To properly connect the external supply, you will have to connect it so the input *provides a path to ground (–)*. Start at the PLC input terminal, follow through the input sensing circuit, exit at the common terminal, and connect the supply (–) to the common terminal. By adding the switch, between the supply (+) and the input, the circuit has been completed. Current flows in the direction of the arrow when the switch is closed.




By applying the circuit principle above to the four possible combinations of input/output sinking/sourcing types as shown below. The I/O module specifications at the end of this chapter list the input or output type.




I/O "Common" Terminal Concepts

In order for a PLC I/O circuit to operate, current must enter at one terminal and exit at another. Therefore, at least two terminals are associated with every I/O point. In the figure to the right, the Input or Output terminal is the *main path* for the current. One additional terminal must provide the *return path* to the power supply.

If there was unlimited space and budget for I/O terminals, every I/O point could have two dedicated terminals as the figure above shows. However, providing this level of flexibility is not practical or even necessary for most applications. So, most Input or Output points on PLCs are in groups which share the return path (called *commons*). The figure to the right shows a group (or *bank*) of 4 input points which share a common return path. In this way, the four inputs require only five terminals instead of eight.









NOTE: In the circuit above, the current in the common path is 4 times any channel's input current when all inputs are energized. This is especially important in output circuits, where heavier gauge wire is sometimes necessary on commons.

Most DL205 input and output modules group their I/O points into banks that share a common return path. The best indication of I/O common grouping is on the wiring label, such as the one shown to the right. The miniature schematic shows two circuit banks with eight input points in each. The common terminal for each is labeled "CA" and "CB", respectively.

In the wiring label example, the positive terminal of a DC supply connects to the common terminals. Some symbols you will see on the wiring labels, and their meanings are:




Input Switch Output Load




Connecting DC I/O to "Solid State" Field Devices

Solid State Input Sensors In the previous section on Sourcing and Sinking concepts, the DC I/O circuits were explained to sometimes only allow current to flow one way. This is also true for many of the field devices which have solid-state (transistor) interfaces. In other words, field devices can also be sourcing or sinking. When connecting two devices in a series DC circuit, one must be wired as sourcing and the other as sinking.

Several DL205 DC input modules are flexible because they detect current flow in either direction, so they can be wired as either sourcing or sinking. In the following circuit, a field device has an open-collector NPN transistor output. It sinks current from the PLC input point, which sources current. The power supply can be the +24 auxiliary supply or another supply (+12 VDC or +24VDC), as long as the input specifications are met.




In the next circuit, a field device has an open-collector PNP transistor output. It sources current to the PLC input point, which sinks the current back to ground. Since the field device is sourcing current, no additional power supply is required.




Solid State
Output Loads

Sometimes an application requires connecting a PLC output point to a solid state input on a device. This type of connection is usually made to carry a low-level control signal, not to send DC power to an actuator.

Several of the DL205 DC output modules are the sinking type. This means that each DC output provides a path to ground when it is energized. In the following circuit, the PLC output point sinks current to the output common when energized. It is connected to a sourcing input of a field device input.



In the next example a PLC sinking DC output point is connected to the sinking input of a field device. This is a little tricky, because both the PLC output and field device input are sinking type. Since the circuit must have one sourcing and one sinking device, a sourcing capability needs to be added to the PLC output by using a pull-up resistor. In the circuit below, a $R_{\text{pull-up}}$ is connected from the output to the DC output circuit power input.





NOTE 1: DO NOT attempt to drive a heavy load (>25 mA) with this pull-up method **NOTE 2:** Using the pull-up resistor to implement a sourcing output has the effect of inverting the output point logic. In other words, the field device input is energized when the PLC output is OFF, from a ladder logic point-of-view. Your ladder program must comprehend this and generate an inverted output. Or, you may choose to cancel the effect of the inversion elsewhere, such as in the field device.

It is important to choose the correct value of R pull-up. In order to do so, you need to know the nominal input current to the field device (I input) when the input is energized. If this value is not known, it can be calculated as shown (a typical value is 15 mA). Then use I input and the voltage of the external supply to compute R pull-up. Then calculate the power $P_{\text{pull-up}}$ (in watts), in order to size $R_{\text{pull-up}}$ properly.


$$I \text{ input} = \frac{V \text{ input (turn-on)}}{R \text{ input}}$$

$$R \text{ pull-up} = \frac{V \text{ supply} - 0.7}{I \text{ input}} - R \text{ input}$$

$$P \text{ pull-up} = \frac{V \text{ supply}^2}{R \text{ pull-up}}$$

Of course, the easiest way to drive a sinking input field device as shown below is to use a DC sourcing output module. The Darlington NPN stage will have about 1.5 V ON-state saturation, but this is not a problem with low-current solid-state loads.





Relay Output Guidelines

Several output modules in the DL205 I/O family feature relay outputs: D2–04TRS, D2–08TR, D2–12TR, D2–08CDR, F2–08TR and F2–08TRS. Relays are best for the following applications:

- Loads that require higher currents than the solid-state outputs can deliver
- Cost-sensitive applications
- Some output channels need isolation from other outputs (such as when some loads require different voltages than other loads)


Some applications in which NOT to use relays:

- Loads that require currents under 10 mA
- Loads which must be switched at high speed or heavy duty cycle


Relay outputs in the DL205 output modules are available in two contact arrangements, shown to the right. The Form A type, or SPST (single pole, single throw) type is normally open and is the simplest to use. The Form C type, or SPDT (single pole, double throw) type has a center contact which moves and a stationary contact on either side. This provides a normally closed contact and a normally open contact.

Some relay output module's relays share common terminals, which connect to the wiper contact in each relay of the bank. Other relay modules have relays which are completely isolated from each other. In all cases, the module drives the relay coil when the corresponding output point is on.

Relay with Form A contacts



Relay with Form C contacts



Surge Suppresion For Inductive Loads

Inductive load devices (devices with a coil) generate transient voltages when de-energized with a relay contact. When a relay contact is closed it "bounces", which energizes and de-energizes the coil until the "bouncing" stops. The transient voltages generated are much larger in amplitude than the supply voltage, especially with a DC supply voltage.


When switching a DC-supplied inductive load the full supply voltage is always present when the relay contact opens (or "bounces"). When switching an AC-supplied inductive load there is one chance in 60 (60 Hz) or 50 (50 Hz) that the relay contact will open (or "bounce") when the AC sine wave is zero crossing. If the voltage is not zero when the relay contact opens there is energy stored in the inductor that is released when the voltage to the inductor is suddenly removed. This release of energy is the cause of the transient voltages.

When inductive load devices (motors, motor starters, interposing relays, solenoids, valves, etc.) are controlled with relay contacts, it is recommended that a surge suppression device be connected directly across the coil of the field device. If the inductive device has plug-type connectors, the suppression device can be installed on the terminal block of the relay output.


Transient Voltage Suppressors (TVS or transorb) provide the best surge and transient suppression of AC and DC powered coils, providing the fastest response with the smallest overshoot.

Metal Oxide Varistors (MOV) provide the next best surge and transient suppression of AC and DC powered coils.

For example, the waveform in the figure below shows the energy released when opening a contact switching a 24 VDC solenoid. Notice the large voltage spike.



This figure shows the same circuit with a transorb (TVS) across the coil. Notice that the voltage spike is significantly reduced.




Use the following table to help select a TVS or MOV suppressor for your application based on the inductive load voltage.

Vendor / Catalog	Type (TVS, MOV, Diode)	Inductive Load Voltage	Part Number
	8-channel TVS	24 VDC	ZL-TD8-24
Transient Voltage Suppressors www.soliton.com	8-channel TVS	110 VAC	ZL-TD8-120
General Instrument	TVS	110/120 VAC	P6KE180CAGICT-ND
Transient Voltage Suppressors and LiteOn	TVS	220/240 VAC	P6KE350CA
Diodes; from DigiKey Cat-	TVS	12/24 VDC or VAC	P6K30CAGICT-ND
alog; Phone: 1-800-344-4539	Diode	12/24 VDC or VAC	1N4004CT-ND
Harris Metal Oxide	MOV	110/120 VAC	V150LA20C
Varistors; from Newark Catalog; Phone: 1-800-463-9275	MOV	220/240 VAC	V250LA20C

Prolonging Relay Contact Life

Relay contacts wear according to the amount of relay switching, amount of spark created at the time of open or closure, and presence of airborne contaminants. However, there are some steps you can take to help prolong the life of relay contacts:

- Switch the relay on or off only when the application requires it.
- If you have the option, switch the load on or off at a time when it will draw the least current.
- Take measures to suppress inductive voltage spikes from inductive DC loads such as contactors and solenoids (circuit given below).



Adding external contact protection may extend relay life beyond the number of contact cycles listed in the specification tables for relay modules. High current inductive loads such as clutches, brakes, motors, direct-acting solenoid valves, and motor starters will benefit the most from external contact protection.

The RC network must be located close to the relay module output connector. To find the values for the RC snubber network, first determine the voltage across the contacts when open, and the current through them when closed. If the load supply is AC, then convert the current and voltage values to peak values:

Now you are ready to calculate values for R and C, according to the formulas:

C (
$$\mu$$
F) = $\frac{I^2}{10}$ R (Ω) = $\frac{V}{10 \times I^{\times}}$, where x= 1 + $\frac{50}{V}$

C minimum = 0.001 μ F, the voltage rating of C must be \geq V, non-polarized R minimum = 0.5 Ω , 1/2 W, tolerance is \pm 5%

For example, suppose a relay contact drives a load at 120VAC, 1/2 A. Since this example has an AC power source, first calculate the peak values:

$$I_{peak} = I_{rms} \times 1.414$$
, = 0.5 x 1.414 = 0.707 Amperes

$$V_{peak} = V_{rms} x 1.414 = 120 x 1.414 = 169.7 Volts$$

Now, finding the values of R and C,:

C (μF) =
$$\frac{I^2}{10}$$
 = $\frac{0.707}{10}^2$ = 0.05 μF, voltage rating ≥ 170 Volts

R
$$(\Omega) = \frac{V}{10 \times I^{-X}}$$
, where x= 1 + $\frac{50}{V}$

x= 1 +
$$\frac{50}{169.7}$$
 = 1.29 R (Ω) = $\frac{169.7}{10 \times 0.707^{1.29}}$ = 26 Ω, 1/2 W, ± 5%

If the contact is switching a DC inductive load, add a diode across the load as near to load coil as possible. When the load is energized the diode is reverse-biased (high impedance). When the load is turned off, energy stored in its coil is released in the form of a negative-going voltage spike. At this moment the diode is forward-biased (low impedance) and shunts the energy to ground. This protects the relay contacts from the high voltage arc that would occur as the contacts are opening.


For best results, follow these guidelines in using a noise suppression diode:

- DO NOT use this circuit with an AC power supply.
- Place the diode as close to the inductive field device as possible.
- Use a diode with a peak inverse voltage rating (PIV) at least 100 PIV, 3A forward current or larger. Use a fast-recovery type (such as Schottky type). DO NOT use a small-signal diode such as 1N914, 1N941, etc.
- Be sure the diode is in the circuit correctly before operation. If installed backwards, it short-circuits the supply when the relay energizes.

I/O Modules Position, Wiring, and Specification

Slot Numbering

The DL205 bases each provide different numbers of slots for use with the I/O modules. You may notice the bases refer to 3-slot, 4-slot, etc. One of the slots is dedicated to the CPU, so you always have one less I/O slot. For example, you have five I/O slots with a 6-slot base. The I/O slots are numbered 0 – 4. The CPU slot always contains a PLC CPU or other CPU-slot controller and is not numbered.



Restrictions

Module Placement The following table lists the valid locations for all types of modules in a DL205 system.


Module/Unit	Local CPU Base	Local Expansion Base	Remote I/O Base
CPUs	CPU Slot Only		
DC Input Modules	~	<i>V</i>	~
AC Input Modules	V	V	~
DC Output Modules	V	<i>ν</i>	~
AC Output Modules	V	<i>ν</i>	~
Relay Output Modules	V	<i>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</i>	~
Analog Input and Output Modules	V	V	~
Local Expansion			
Base Expansion Module	~	<i>V</i>	
Base Controller Module		CPU Slot Only	
Serial Remote I/O			
Remote Master	~		
Remote Slave Unit			CPU Slot Only
Ethernet Remote Master	V		
CPU Interface			
Ethernet Base Controller	Slot 0 Only		Slot 0 Only*
WinPLC	Slot 0 Only		
DeviceNet	Slot 0 Only		
Profibus	Slot 0 Only		
SDS	Slot 0 Only		
Specialty Modules			
Counter Interface	Slot 0 Only		
Counter I/O	~		/ *
Data Communications	~		
Ethernet Communications	~		
BASIC CoProcessor	~		
Simulator	~	<i>y</i>	<i>\rightarrow</i>
Filler	<i>ν</i>	<i>ν</i>	<i>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</i>

Special Placement **Considerations for Analog Modules**

In most cases, the analog modules can be placed in any slot. However, the placement can also depend on the type of CPU you are using and the other types of modules installed to the left of the analog modules. If you're using a DL230 CPU (or a DL240 CPU with firmware earlier than V1.4) you should check the DL205 Analog I/O Manual for any possible placement restrictions related to your particular module. You can order the DL205 Analog I/O Manual by ordering part number D2-ANLG-M.


Discrete Input Module Status Indicators

The discrete modules provide LED status indicators to show the status of the input points.



Modules

Color Coding of I/O The DL205 family of I/O modules have a color coding scheme to help you quickly identify if a module is either an input module, output module, or a specialty module. This is done through a color bar indicator located on the front of each module. The color scheme is listed below:



Module **Connectors**


Wiring the Different There are two types of module connectors for the DL205 I/O. Some modules have normal screw terminal connectors. Other modules have connectors with recessed screws. The recessed screws help minimize the risk of someone accidentally touching active wiring.

> Both types of connectors can be easily removed. If you examine the connectors closely, you'll notice there are squeeze tabs on the top and bottom. To remove the terminal block, press the squeeze tabs and pull the terminal block away from the module.

> We also have DIN rail mounted terminal blocks, DINnectors (refer to our catalog for a complete listing of all available products). ZIPLinks come with special pre-assembled cables with the I/O connectors installed and wired.

> **WARNING:** For some modules, field device power may still be present on the terminal block even though the PLC system is turned off. To minimize the risk of electrical shock, check all field device power before you remove the connector.





I/O Wiring Checklist


Use the following guidelines when wiring the I/O modules in your system.

 There is a limit to the size of wire the modules can accept. The table below lists the **suggested** AWG for each module type. When making terminal connections, follow the suggested torque values.

Module type	Suggested AWG Range	Suggested Torque
4 point	16* – 24 AWG	7.81 lb-inch (0.882 N•m)
8 point	16* – 24 AWG	7.81 lb-inch (0.882 N•m)
12 point	16* – 24 AWG	2.65 lb-in (0.3 N•m)
16 point	16* – 24 AWG	2.65 lb-in (0.3 N•m)

*NOTE: 16 AWG Type TFFN or Type MTW is recommended. Other types of 16 AWG may be acceptable, but it really depends on the thickness and stiffness of the wire insulation. If the insulation is too thick or stiff and a majority of the module's I/O points are used, then the plastic terminal cover may not close properly or the connector may pull away from the module. This applies especially for high temperature thermoplastics such as THHN.

- Always use a continuous length of wire, do not combine wires to attain a needed length.
- 3. Use the shortest possible wire length.
- 4. Use wire trays for routing where possible.
- 5. Avoid running wires near high energy wiring. Also, avoid running input wiring close to output wiring where possible.
- 6. To minimize voltage drops when wires must run a long distance, consider using multiple wires for the return line.
- 7. Avoid running DC wiring in close proximity to AC wiring where possible.
- 8. Avoid creating sharp bends in the wires.
- 9. To reduce the risk of having a module with a blown fuse, we suggest you add external fuses to your I/O wiring. A fast blow fuse, with a lower current rating than the I/O module fuse can be added to each common, or a fuse with a rating of slightly less than the maximum current per output point can be added to each output. Refer to our catalog for a complete line of DINnectors, DIN rail mounted fuse blocks.





NOTE: For modules which have soldered or non-replaceable fuses, we recommend you return your module to us and let us replace your blown fuse(s) since disassembling the module will void your warranty.

Glossary of Specification Terms

Inputs or Outputs
Per Module

Indicates number of input or output points per module and designates current

sinking, current sourcing, or either.

Commons Per Module Number of commons per module and their electrical characteristics.

Input Voltage Range

The operating voltage range of the input circuit.

Output Voltage Range

The operating voltage range of the output circuit.

Peak Voltage

Maximum voltage allowed for the input circuit.

AC Frequency

AC modules are designed to operate within a specific frequency range.

ON Voltage Level

The voltage level at which the input point will turn ON.

OFF Voltage Level

The voltage level at which the input point will turn OFF.

Input Impedance

Input impedance can be used to calculate input current for a particular operating

voltage.

Input Current

Typical operating current for an active (ON) input.

Minimum ON Current

The minimum current for the input circuit to operate reliably in the ON state.

Maximum OFF Current

The maximum current for the input circuit to operate reliably in the OFF state.

Minimum Load

The minimum load current for the output circuit to operate properly.

External DC Required

Some output modules require external power for the output circuitry.

ON Voltage Drop

Sometimes called "saturation voltage", it is the voltage measured from an output

point to its common terminal when the output is ON at max. load.

Maximum Leakage Current

The maximum current a connected maximum load will receive when the output point is OFF.

Maximum Inrush Current The maximum current used by a load for a short duration upon an OFF to ON transition of a output point. It is greater than the normal ON state current and is

characteristic of inductive loads in AC circuits.

Base Power Required

Power from the base power supply is used by the DL205 input modules and varies between different modules. The guidelines for using module power is explained in

the power budget configuration section in Chapter 4–7.

OFF to ON Response

The time the module requires to process an OFF to ON state transition.

ON to OFF Response The time the module requires to process an ON to OFF state transition.

Terminal Type

Indicates whether the terminal type is a removable or non-removable connector or a

terminal.

Status Indicators

The LEDs that indicate the ON/OFF status of an input point. These LEDs are

electrically located on either the logic side or the field device side of the input circuit.

Weight

Indicates the weight of the module. See Appendix E for a list of the weights for the

various DL205 components.

Fuses


Protective device for an output circuit, which stops current flow when current

exceeds the fuse rating. They may be replaceable or non-replaceable, or located

externally or internally.


D2-08ND3 DC Input

Inputs per module	8 (sink/source)
Commons per module	1 (2 I/O terminal points)
Input voltage range	10.2–26.4 VDC
Peak voltage	26.4 VDC
AC frequency	n/a
ON voltage level	9.5 VDC minimum
OFF voltage level	3.5 VDC maximum
Input impedance	2.7 K
Input current	4.0 mA @ 12 VDC 8.5 mA @ 24 VDC
Minimum ON current	3.5 mA
Maximum OFF current	1.5 mA
Base power required	50 mA max
OFF to ON response	1 to 8 ms
ON to OFF response	1 to 8 ms
Terminal type	Removable
Status Indicator	Logic side
Weight	2.3 oz. (65 g)




D2-16ND3-2 DC Input

Inputs per module	16 (sink/source)
Commons per module	2 (isolated)
Input voltage range	20–28 VDC
Peak voltage	30 VDC (10 mA)
AC frequency	N/A
ON voltage level	19 VDC minimum
OFF voltage level	7 VDC maximum
Input impedance	3.9 K
Input current	6 mA @ 24 VDC
Minimum ON current	3.5 mA
Maximum OFF current	1.5 mA
Base power required	100 mA Max
OFF to ON response	3 to 9 ms
ON to OFF response	3 to 9 ms
Terminal type	Removable
Status Indicator	Logic side
Weight	2.3 oz. (65 g)




D2-32ND3 DC Input

Inputs per module	32 (sink/source)
Commons per module	4 (8 I/O terminal points)
Input voltage range	20–28 VDC
Peak voltage	30 VDC
AC frequency	n/a
ON voltage level	19 VDC minimum
OFF voltage level	7 VDC maximum
Input impedance	4.8 K
Input current	8.0 mA @ 24 VDC
Minimum ON current	3.5 mA
Maximum OFF current	1.5 mA
Base power required	25 mA max
OFF to ON response	3 to 9 ms
ON to OFF response	3 to 9 ms
Terminal type (removeable)	40-pin Connector or ZIPLink sold separately
Status Indicator	Module Activity LED
Weight	2.1 oz. (60 g)




D2-32ND3-2 DC Input

Inputs per module	32 (sink/source)
Commons per module	4 (8 I/O terminal points)
Input voltage range	4.50 to 15.6VDC min to max
Peak voltage	16VDC
Input current	4mA @ 5VDC, 11mA @ 12VDC, 14mA @ 15VDC
Max input current	16mA @ 15.6VDC
Input impedance	1k ohms @ 5-15VDC
ON voltage level	4VDC
OFF voltage level	2VDC
Min ON current	3mA
Max OFF current	0.5mA
OFF to ON response	3 to 9ms
ON to OFF response	3 to 9ms
Status Indicators	Module activity LED
Terminal type (removeable)	40-pin Connector or ZIPLink sold separately
Base power required	5V/25mA max (all points on)
Weight	2.1oz (60g)




D2-08NA-1 AC Input

	-
Inputs per module	8
Commons per module	1 (2 I/O terminal points)
Input voltage range	80–132 VAC
Peak voltage	132 VAC
AC frequency	47–63 Hz
ON voltage level	75 VAC minimum
OFF voltage level	20 VAC maximum
Input impedance	12K @ 60 Hz
Input current	13mA @ 100VAC, 60Hz 11mA @ 100VAC, 50Hz
Minimum ON current	5 mA
Maximum OFF current	2 mA
Base power required	50 mA Max
OFF to ON response	5 to 30 ms
ON to OFF response	10 to 50 ms
Terminal type	Removable
Status indicator	Logic side
Weight	2.5 oz. (70 g)




D2-08NA-2 AC Input

Inputs per module	8
Commons per module	2 (internally connected)
Input voltage range	170–265 VAC
Peak voltage	265 VAC
AC frequency	47–63 Hz
ON voltage level	150 VAC minimum
OFF voltage level	40 VAC maximum
Input impedance	18K @ 60 Hz
Input current	9mA @ 220VAC, 50Hz 11mA @ 265VAC, 60Hz 10mA @ 220VAC, 60Hz 12mA @ 265VAC, 60Hz
Minimum ON current	10 mA
Maximum OFF current	2 mA
Base power required	100 mA Max
OFF to ON response	5 to 30 ms
ON to OFF response	10 to 50 ms
Terminal type	Removable
Status indicator	Logic side
Weight	2.5 oz. (70 g)




D2-16NA AC Input

-	
Inputs per module	16
Commons per module	2 (isolated)
Input voltage range	80–132 VAC
Peak voltage	132 VAC
AC frequency	47–63 Hz
ON voltage level	70 VAC minimum
OFF voltage level	20 VAC maximum
Input impedance	12K @ 60 Hz
Input current	11mA @ 100VAC, 50Hz 13mA @ 100VAC, 60Hz 15mA @ 132VAC, 60Hz
Minimum ON current	5 mA
Maximum OFF current	2 mA
Base power required	100 mA Max
OFF to ON response	5 to 30 ms
ON to OFF response	10 to 50 ms
Terminal type	Removable
Status indicator	Logic side
Weight	2.4 oz. (68 g)



F2-08SIM Input Simulator


Inputs per module	8
Base power required	50 mA Max
Terminal type	None
Status indicator	Switch side
Weight	2.65 oz. (75 g)



D2-04TD1 DC Output

Outputs per module	4 (current sinking)
Output Points Consumed	8 points (only 1st 4 pts. used)
Commons per module	1 (4 I/O terminal points)
Operating voltage	10.2–26.4 VDC
Output type	NMOS FET (open drain)
Peak voltage	40 VDC
AC frequency	n/a
ON voltage drop	0.72 VDC maximum
Max load current (resistive)	4A / point 8A / common
Max leakage current	0.1mA @ 40 VDC

Max inrush current	6A for 100ms, 15A for 10 ms
Minimum load	50mA
Base power required 5v	60mA Max
OFF to ON response	1 ms
ON to OFF response	1 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	2.8 oz. (80 g)
Fuses	4 (1 per point) 6.3A slow blow (non–replaceable)




Inductive Load Maximum Number of Switching Cycles per Minute

Load	Duration of	of output in	ON state
Current	7ms	40ms	100ms
0.1A	8000	1400	600
0.5A	1600	300	120
1.0A	800	140	60
1.5A	540	90	35
2.0A	400	70	-
3.0A	270	-	-
4.0A	200	_	_

At 40ms duration, loads of 3.0A or greater cannot be used.

At 100ms duration, loads of 2.0A or greater cannot be used.

Here's how to use the table. Find the load current you expect to use and the duration that the ouput is ON. The number at the intersection of the row and column represents the switching cycles per minute. For example, a 1A inductive load that is on for 100ms can be switched on and off a maximum of 60 times per minute. To convert this to duty cycle percentage use: (Duration x cycles) / 60. Our example would be (60x.1) / 60 = .1 (10% duty cycle).




D2-08TD1 DC Output

	•
Outputs per module	8 (current sinking)
Commons per module	1 (2 I/O terminal points)
Operating voltage	10.2–26.4 VDC
Output type	NPN open collector
Peak voltage	40 VDC
AC frequency	n/a
ON voltage drop	1.5 VDC maximum
Max load current	0.3A / point 2.4A / common
Max leakage current	0.1mA @ 40 VDC
Max inrush current	1A for 10 ms
Minimum load	0.5mA
Base power required 5v	100mA Max
OFF to ON response	1 ms
ON to OFF response	1 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	2.3 oz. (65 g)
Fuses	1 per common 5A fast blow (non-replaceable)

Derating Chart Points 12-24 VDC OUT 2 30 86 40 104 50 55 °C 122 131 °F 0 32 50 68 D2-08TD1 Ambient Temperature (°C/°F) 12-24VDC 1 Ш---#3° 1 Internal module circuitry OUTPUT D2-08TD1 12-24VDC СОМ


D2-08TD2 DC Output

Outputs per module	8 (current sourcing)
Commons per module	1
Output voltage	10.8–26.4VDC
Operating voltage range	12-24VDC
Peak voltage	40VDC
AC frequency	n/a
ON voltage drop	1.5 VDC
Max output current	0.3A / point, 2.4A / common
Max leakage current	0.1mA @ 40VDC
Max inrush current	1mA for 10ms
OFF to ON response	1ms
ON to OFF response	1ms
Terminal type	Removable
Status indicators	Logic Side
Weight	2.3 oz. (65 g)
Fuse	5A/250V fast blow (non–replaceable)
Base power required	5V/100mA max




D2-16TD1-2 DC Output

Outputs per module	16 (current sinking)
Commons per module	1 (2 I/O terminal points)
Operating voltage	10.2–26.4 VDC
Output type	NPN open collector
Peak voltage	30 VDC
AC frequency	N/A
ON voltage drop	0.5 VDC maximum
Max load current	0.1A / point 1.6A / common
Max leakage current	0.1mA @ 30 VDC
Max inrush current	150mA for 10 ms
Minimum load	0.2mA
Base power required	200mA Max
OFF to ON response	0.5 ms
ON to OFF response	0.5 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	2.3 oz. (65 g)
Fuses	none
External DC required	24VDC \pm 4V @ 80mA max




D2-16TD2-2 DC Output

Outputs per module	16 (current sourcing)
Commons per module	2
Operating voltage	10.2–26.4 VDC
Output type	NPN open collector
Peak voltage	30 VDC
AC frequency	N/A
ON voltage drop	1.0 VDC maximum
Max load current	0.1A / point 1.6A / common
Max leakage current	0.1mA @ 30 VDC
Max inrush current	150 mA for 10 ms
Minimum load	0.2mA
Base power required	200mA Max
OFF to ON response	0.5 ms
ON to OFF response	0.5 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	2.8 oz. (80 g)
Fuses	none




D2-32TD1 DC Output

	•
Outputs per module	32 (current sinking)
Commons per module	4 (8 I/O terminal points)
Operating voltage	12–24 VDC
Output type	NPN open collector
Peak voltage	30 VDC
AC frequency	N/A
ON voltage drop	0.5 VDC maximum
Max load current	0.1A / point
Max leakage current	0.1mA @ 30 VDC
Max inrush current	150 mA for 10 ms
Minimum load	0.2mA
Base power required	350mA Max
OFF to ON response	0.5 ms
ON to OFF response	0.5 ms
Terminal type (removeable)	40-pin connector or ZIPLink sold separately
Status indicators	Module Activity
Weight	2.1 oz. (60 g)
Fuses	none




D2-32TD2 DC Output

Outputs per module	32 (current sourcing)
Commons per module	4, 8 points / common (isolated)
Operating voltage	12 to 24VDC
Peak voltage	30VDC
Max load current	0.1A / point, 0.8A / common
Min load	0.2mA
Max leakage current	0.1mA @ 30VDC
ON voltage drop	0.5 VDC @ 0.1A
Max inrush current	150mA @ 10ms
OFF to ON response	0.5ms
ON to OFF response	0.5ms
Status indicators	Module activity: green LED I/O Status: none
Terminal type (removeable)	40-pin connector or ZIPLink sold separately
Weight	2.1oz. (60g)
Fuses	none
Base power required	5V/350mA max (all points on)




F2-08TA AC Output

Outputs per module	8
Output Points Consumed	10
Commons per module	2 (isolated)
Operating voltage	24-140 VAC
Output type	SSR (Triac with Zero Crossover)
Peak voltage	140 VAC
AC frequency	47 to 63 Hz
ON voltage drop	1.6 Vrms @ 1.5A
Max load current	1.5A / point @ 30°C, 1.0A / point @ 60°C 4.0A / common; 8A/module @ 60°C
Max leakage current	0.7mA(rms)
Peak one cycle surge current	15A
Minimum load	10mA
Base power required	250mA max
OFF to ON response	0.5mS- 1/2 cycle
ON to OFF response	0.5mS- 1/2 cycle
Terminal type	Removable
Status indicators	Logic side
Weight	3.5 oz.
Fuses	N/A



D2-08TA AC Output


Outputs per module	8
Commons per module	1 (2 I/O terminal points)
Operating voltage	15–264 VAC
Output type	SSR (Triac)
Peak voltage	264 VAC
AC frequency	47 to 63 Hz
ON voltage drop	< I.5 VAC (> 0.1A) < 3.0 VAC (< 0.1A)
Max load current	0.5A / point 4A / common
Max leakage current	4mA (264VAC, 60Hz) 1.2mA (100VAC, 60Hz) 0.9mA (100VAC,50Hz)
Max inrush current	10A for 10 ms
Minimum load	10 mA
Base power required	20 mA / ON pt. 250 mA max
OFF to ON response	1 ms
ON to OFF response	1 ms +1/2 cycle
Terminal type	Removable
Status indicators	Logic Side
Weight	2.8 oz. (80 g)
Fuses	1 per common, 6.3A slow blow



D2-12TA AC Output

Outputs per module	12
Output Points Consumed	16 (4 unused, see chart below)
Commons per module	2 (isolated)
Operating voltage	15–132 VAC
Output type	SSR (Triac)
Peak voltage	132 VAC
AC frequency	47 to 63 Hz
ON voltage drop	< I.5 VAC (> 50mA) < 4.0 VAC (< 50mA)
Max load current	0.3A / point, 1.8A / common


Max leakage current	2mA (132VAC, 60Hz)
Max inrush current	10A for 10 ms
Minimum load	10 mA
Base power required	350 mA Max
OFF to ON response	1 ms
ON to OFF response	1 ms +1/2 cycle
Terminal type	Removable
Status indicators	Logic Side
Weight	3.8 oz. (110 g)
Fuses	(2) 1 per common 3.15A slow blow, replaceable Order D2–FUSE–1 (5 per pack)



D2-04TRS Relay Output

Outputs per module	4
Commons per module	4 (isolated)
Output Points Consumed	8 (only 1st 4pts. are used)
Operating voltage	5-30VDC / 5-240VAC
Output type	Relay, form A (SPST)
Peak voltage	30VDC, 264VAC
AC frequency	47–63 Hz
ON voltage drop	0.72 VDC maximum
Max load current (resistive)	4A / point 8A / module (resistive)
Max leakage current	0.1mA @ 264VAC


Max inrush current	5A for < 10ms
Minimum load	10mA
Base power required 5v	250mA Max
OFF to ON response	10 ms
ON to OFF response	10 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	2.8 oz. (80 g)
Fuses	1 per point 6.3A slow blow, replaceable Order D2–FUSE–3 (5 per pack)



D2-08TR Relay Output

Outputs per module	8
Commons per module	1 (2 I/O terminal points)
Operating voltage	5-30VDC / 5-240VAC
Output type	Relay, form A (SPST)
Peak voltage	30VDC / 264VAC
AC frequency	47 to 60 Hz
ON voltage drop	N/A
Max current (resistive)	1A / point 4A / common
Max leakage current	0.1mA @ 265 VAC
Max inrush current	Output: 3A for 10 ms Common: 10A for 10ms

Minimum load	5mA @ 5VDC
Base power required	250mA max
OFF to ON response	12 ms
ON to OFF response	10 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	3.9 oz. (110 g)
Fuses	1 6.3A slow blow, replaceable Order D2–FUSE–3 (5 per pack)



F2-08TR Relay Output


Outputs per module	8
Commons per module	2 (isolated)
Output Points Consumed	8
Operating voltage	12–28VDC, 12–250VAC, 10A 120VDC, 0.5A
Output type	8 Form A (SPST normally open)
Peak voltage	150VDC, 265VAC
AC frequency	47–63 Hz
ON voltage drop	N/A
Max load current (resistive)	10A/common (subject to derating)


Max leakage current	N/A
Max inrush current	12A
Minimum load	10mA @ 12VDC
Base power required 5v	670mA Max
OFF to ON response	15 ms (typical)
ON to OFF response	5 ms (typical)
Terminal type	Removable
Status indicators	Logic Side
Weight	5.5 oz. (156g)
Fuses	None

Typical Relay Life¹ (Operations) at Room Temperature


Voltage &	Load Current		
Type of Load ²	50mA	5A	7A
24 VDC Resistive	10M	600K	300K
24 VDC Solenoid	-	150K	75K
110 VAC Resistive	-	600K	300K
110 VAC Solenoid	-	500K	200K
220 VAC Resistive	-	300K	150K
220 VAC Solenoid	-	250K	100K


- 1 Contact life may be extended beyond those values shown by the use of arc suppression techniques described in the 205 User Manual. Since these modules have no leakage current, they do not have a built in snubber. For example, if you place a diode across a 24VDC inductive load, you can significantly increase the life of the relay.
- 2 At 120 VDC 0.5A resistive load, contact life cycle is 200K cycles.





Number





F2-08TRS Relay Output


Outputs per module	8
Commons per module	8 (isolated)
Output Points Consumed	8
Operating voltage	12-28VDC, 12-250VAC, 7A 120VDC, 0.5A
Output type	3, Form C (SPDT) 5, Form A (SPST normally open)
Peak voltage	150VDC, 265VAC
AC frequency	47–63 Hz
ON voltage drop	N/A
Max load current (resistive)	7A/point3 (subject to derating)


Max leakage current	N/A
Max inrush current	12A
Minimum load	10mA @ 12VDC
Base power required 5v	670mA Max
OFF to ON response	15 ms (typical)
ON to OFF response	5 ms (typical)
Terminal type	Removable
Status indicators	Logic Side
Weight	5.5 oz. (156g)
Fuses	None


Typical Relay Life¹ (Operations) at Room Temperature


Voltage &	Load Current ³		
Type of Load ²	50mA	5A	7A
24 VDC Resistive	10M	600K	300K
24 VDC Solenoid	-	150K	75K
110 VAC Resistive	-	600K	300K
110 VAC Solenoid	-	500K	200K
220 VAC Resistive	-	300K	150K
220 VAC Solenoid	_	250K	100K

- 1 At 120 VDC 0.5A resistive load, contact life cycle is 200K cycles.
- 2 Normally closed contacts have 1/2 the current handling capability of the normally open contacts.










D2-12TR Relay Output

Outputs per module	12
Outputs Consumed	16 (4 unused, see chart below)
Commons per module	2 (6pts. per common)
Operating voltage	5-30VDC / 5-240VAC
Output type	Relay, form A (SPST)
Peak voltage	30VDC / 264VAC
AC frequency	47 to 60 Hz
ON voltage drop	N/A
Max current (resistive)	1.5A / point 3A / common
Max leakage current	0.1mA @ 265 VAC

Max inrush current	Output: 3A for 10 ms Common: 10A for 10ms
Minimum load	5mA @ 5VDC
Base power required	450mA max
OFF to ON response	10 ms
ON to OFF response	10 ms
Terminal type	Removable
Status indicators	Logic Side
Weight	4.6 oz. (130 g)
Fuses	2 4A slow blow, replaceable Order D2–FUSE–4 (5 per pack)




D2-08CDR 4 pt. DC Input / 4pt. Relay Output


Innut Charifications	
Input Specifications	
Inputs per module	4 (sink/source)
Input Points Consumed	8 (only 1st 4pts. are used)
Input Commons per module	1
Input voltage range	20 – 28 VDC
Peak voltage	30 VDC
AC frequency	n/a
ON voltage level	19 VDC minimum
OFF voltage level	7 VDC maximum
Input impedance	4.7 K
Input current	5 mA @ 24 VDC
Maximum Current	8 mA @ 30 VDC
Minimum ON current	4.5 mA
Maximum OFF current	1.5 mA
OFF to ON response	1 to 10 ms
ON to OFF response	1 to 10 ms
Fuse (input circuits)	None
General Specifications	
Base power required	200 mA max
Terminal type	Removable
Status Indicators	Logic side
Weight	3.5 oz. (100 g)


Output Specifications	
Outputs per module	4
Output Points Consumed	8 (only 1st 4pts. are used)
Output Commons per module	1
Operating voltage	5-30VDC / 5-240VAC
Output type	Relay, form A (SPST)
Peak voltage	30VDC, 264VAC
AC frequency	47–63 Hz
Max load current (resistive)	1A / point 4A / module (resistive)
Max leakage current	0.1mA @ 264VAC
Max inrush current	3A for <100 ms 10A for < 10 ms (common)
Minimum load	5 mA @ 5 VDC
OFF to ON response	12 ms
ON to OFF response	10 ms
Fuse (output circuits)	1 (6.3A slow blow, replaceable) Order D2–FUSE–3 (5 per pack)

Typical Relay Life (Operations) Voltage / Load Current Closures

	Resistive Solenoid	1A 1A	500K 100K
	Resistive	1A	500K
	Solenoid	1A	200K
	Resistive	1A	350K
220VAC	Solenoid	1A	100K







CPU Specifications and Operations


In This Chapter. . . .

- Overview
- CPU General Specifications
- CPU Base Electrical Specifications
- CPU Hardware Features
- Using Battery Backup
- Selecting the Program Storage Media
- CPU Setup
- CPU Operation
- I/O Response Time
- CPU Scan Time Considerations
- PLC Numbering Systems
- Memory Map
- DL230 System V-Memory
- DL240 System V-Memory
- DL250–1 System V-Memory
- DL260 System V-Memory
- X Input / Y Output Bit Map
- Control Relay Bit Map
- Stage™ Control / Status Bit Map
- Timer and Counter Status Bit Maps
- GX / GY Global I/O Bit Map

Overview

The CPU is the heart of the control system. Almost all system operations are controlled by the CPU, so it is important that it is set-up and installed correctly. This chapter provides the information needed to understand:

- the differences between the different models of CPUs
- the steps required to setup and install the CPU



General CPU Features

The DL230, DL240, DL250–1 and D2–260 are modular CPUs which can be installed in 3, 4, 6, or 9 slot bases. All I/O modules in the DL205 family will work with any of the CPUs. The DL205 CPUs offer a wide range of processing power and program instructions. All offer RLL and Stage program instructions (See Chapter 5). They also provide extensive internal diagnostics that can be monitored from the application program or from an operator interface.

DL230 CPU Features

The DL230 has 2.4K words of memory comprised of 2.0K of ladder memory and approximately 400 words of V-memory (data registers). It has 90 different instructions available for programming, and supports a maximum of 256 I/O points.

Program storage is in the EEPROM which is installed at the factory. In addition to the EEPROM there is also RAM on the CPU which will store system parameters, V-memory, and other data which is not in the application program.

The DL230 provides one built-in RS232C communication port, so you can easily connect a handheld programmer or a personal computer without needing any additional hardware.

DL240 CPU Features

The DL240 has a maximum of 3.8K of memory comprised of 2.5K of ladder memory and approximately 1.3K of V-memory (data registers). There are 129 instructions available for program development and a maximum of 256 points local I/O and 896 points with remote I/O are supported.

Program storage is in the EEPROM which is installed at the factory. In addition to the EEPROM there is also RAM on the CPU which will store system parameters, V-memory and other data which is not in the application program.

The DL240 has two communication ports. The top port is the same port configuration as the DL230. The bottom port also supports the *Direct*NET protocol, so you can use the DL240 in a *Direct*NET network. Since the port is RS232C, you must use an RS232C/RS422 converter for multi-drop connections.

DL250-1 CPU Features

The DL250–1 replaces the DL250 CPU. It offers all the DL240 features, plus more program instructions, a built–in Remote I/O Master port. It offers all the features of the DL250 CPU with the addition of supporting Local expansion I/O. It has a maximum of 14.8K of program memory comprised of 7.6K of ladder memory and 7.2K of V-memory (data registers). It supports a maximum of 256 points of local I/O and a maximum of 768 I/O points (max. of two local expansion bases). In addition, port 2 supports up to 2048 points if you use the DL250–1 as a Remote master. It includes an internal RISC–based microprocessor for greater processing power. The DL250–1 has 174 instructions. The additional instructions to the DL240 instruction set include drum timers, a print function, floating point math, and PID loop control for 4 loops.

The DL250–1 has a total of two built–in communications ports. The top port is identical to the top port of the DL240/DL250 with the exception of *Direct*Net slave feature. The bottom port is a 15–pin RS232C/RS422 port. It will interface with *Direct*SOFT32, and operator interfaces, and provides *DirectNet* and MODBUS RTU Master/Slave connections.

DL260 CPU Features

The DL260 offers all the DL250–1 features, plus ASCII IN/OUT and expanded MODBUS instructions. It also supports up to 1280 local I/O points by using up to four local expansion bases. It has a maximum of 30.4K of program memory comprised of 15.8K of ladder memory and 14.6K of V-memory (data registers). It also includes an internal RISC–based microprocessor for greater processing power. The DL260 has 231 instructions. The additional instructions to the DL250–1 instruction set includes table instructions, trigonometric instructions and support for 16 PID loops.

The DL260 has a total of two built—in communications ports. The top port is identical to the top port of the DL250–1. The bottom port is a 15–pin RS232C/RS422/RS485 port. It will interface with *Direct*SOFT32 (version 4.0 or later), operator interfaces, and provides *DirectNet*, MODBUS RTU Master/Slave connections. Port 2 is also support ASCII IN/OUT instructions.

CPU General Specifications


Feature	DL230	DL240	DL250-1	DL260
Total Program memory (words)	2.4K	3.8K	14.8K	30.4K
Ladder memory (words)	2048	2560	7680 (Flash)	15872 (Flash)
V-memory (words)	256	1024	7168	14592
Non-volatile V Memory (words)	128	256	No	No
Boolean execution /K	4–6 ms	10-12 ms	1.9ms	1.9ms
RLL and RLL ^{PLUS} Programming	Yes	Yes	Yes	Yes
Handheld programmer	Yes	Yes	Yes	Yes
<i>Direct</i> SOFT32 [™] programming for Windows [™]	Yes	Yes	Yes	Yes (requires version 4.0 or higher)
Built-in communication ports	One RS-232C	Two RS-232C	One RS–232C One RS–232C or RS–422	One RS-232C One RS-232C, RS-422 or RS-485
EEPROM	Standard on CPU	Standard on CPU	Flash	Flash
Total CPU memory I/O points available	256 (X,Y,CR)	896 (X,Y,CR)	2048 (X,Y,CR)	8192 (X,Y,CR,GX,GY)
Local I/O points available	256	256	256	256
Local Expansion I/O points (including local I/O and expansion I/O points)	N/A	N/A	768 (2 exp.bases max.)	1280 (4 exp. bases max.)
Serial Remote I/O points (including local I/O and expansion I/O points)	N/A	896	2048	8192
Serial Remote I/O Channels	N/A	2	8	8
Max Number of Serial Remote Slaves	N/A	7 Remote / 31 Slice	7 Remote / 31 Slice	7 Remote / 31 Slice
Ethernet Remote I/O Discrete points	N/A	896	2048	8192
Ethernet Remote I/O Analog I/O channels	N/A	Map into V-memory	Map into V-memory	Map into V–memory
Ethernet Remote I/O channels	N/A	limited by power budget	limited by power budget	limited by power budget
Max Number of Ethernet slaves per channel	N/A	16	16	16
I/O points per Remote channel	N/A	16,384 (limited to 896 by CPU)	16,384 (16 fully expanded H4–EBC slaves using V–memory and bit–of–word instructions)	16,384 (16 fully expanded H4–EBC slaves using V–memory and bit–of–word instructions
I/O Module Point Density	4/8/12/16/32	4/8/12/16/32	4/8/12/16/32	4/8/12/16/32
Slots per Base	3/4/6/9	3/4/6/9	3/4/6/9	3/4/6/9


Feature	DL230	DL240	DL250-1	DL260
Number of instructions available (see Chapter 5 for details)	92	129	174	231
Control relays	256	256	1024	2048
Special relays (system defined)	112	144	144	144
Stages in RLL ^{PLUS}	256	512	1024	1024
Timers	64	128	256	256
Counters	64	128	128	256
Immediate I/O	Yes	Yes	Yes	Yes
Interrupt input (hardware / timed)	Yes / No	Yes / Yes	Yes / Yes	Yes / Yes
Subroutines	No	Yes	Yes	Yes
Drum Timers	No	No	Yes	Yes
Table Instructions	No	No	No	Yes
For/Next Loops	No	Yes	Yes	Yes
Math	Integer	Integer	Integer,Floating Point	Integer,Floating Point, Trigonometric
ASCII	No	No	Yes, OUT	Yes, IN/OUT
PID Loop Control, Built In	No	No	Yes, 4 Loops	Yes, 16 Loops
Time of Day Clock/Calendar	No	Yes	Yes	Yes
Run Time Edits	Yes	Yes	Yes	Yes
Internal diagnostics	Yes	Yes	Yes	Yes
Password security	Yes	Yes	Yes	Yes
System error log	No	Yes	Yes	Yes
User error log	No	Yes	Yes	Yes
Battery backup	Yes (optional)	Yes (optional)	Yes (optional)	Yes (optional)

CPU Base Electrical Specifications

Specification	AC Powered Bases	24 VDC Powered Bases	125 VDC Powered Bases
Part Numbers	D2-03B-1, D2-04B-1, D2-06B-1, D2-09B-1	D2-03BDC1-1, D2-04BDC1-1, D2-06BDC1-1, D2-09BDC1-1	D2-06BDC2-1, D2-09BDC2-1
Input Voltage Range	100–240 VAC +10% –15%	10.2–28.8VDC (24VDC) with less than 10% ripple	104–240 VDC +10% –15%
Maximum Inrush Current	30 A	10A	20A
Maximum Power	80 VA	25 W	30W
Voltage Withstand (dielectric)	1 minute @ 1500 VAC between primary, secondary, field ground, and run relay		
Insulation Resistance	> 10 MΩ at 500 VDC		
Auxiliary 24 VDC Output	20–28 VDC, less than 1V p-p 300 mA max.	None	20–28 VDC, less than 1V p-p 300 mA max.
Fusing (internal to base power supply)	non-replaceable 2A @ 250V slow blow fuse; external fusing recommended	non-replaceable 3.15A @ 250V slow blow fuse; external fusing recommended	non-replaceable 2A @ 250V slow blow fuse; external fusing recommended

CPU Hardware Features





Mode Switch Functions

The mode switch on the DL240, DL250–1 and DL260 CPUs provide positions for enabling and disabling program changes in the CPU. Unless the mode switch is in the TERM position, RUN and STOP mode changes will not be allowed by any interface device, (handheld programmer, *Direct*SOFT32 programing package or operator interface). Programs may be viewed or monitored but no changes may be made. If the switch is in the TERM position and no program password is in effect, all operating modes as well as program access will be allowed through the connected programming or monitoring device.

Modes	witch Position	CPU Action
RUN	(Run Program)	CPU is forced into the RUN mode if no errors are encountered. No changes are allowed by the attached programming/monitoring device.
TERM	(Terminal)	RUN, PROGRAM and the TEST modes are available. Mode and program changes are allowed by the programming/monitoring device.
STOP DL260 (gram)	(DL250–1 and only Stop Pro-	CPU is forced into the STOP mode. No changes are allowed by the programming/monitoring device.

There are two ways to change the CPU mode.

- 1. Use the CPU mode switch to select the operating mode.
- Place the CPU mode switch in the TERM position and use a programming device to change operating modes. In this position, you can change between Run and Program modes.

Status Indicators

The status indicator LEDs on the CPU front panels have specific functions which can help in programming and troubleshooting.

Indicator	Status	Meaning
PWR	ON	Power good
	OFF	Power failure
RUN	ON	CPU is in Run Mode
	OFF	CPU is in Stop or program Mode
CPU	ON	CPU self diagnostics error
	OFF	CPU self diagnostics good
BATT	ON	CPU battery voltage is low
	OFF	CPU battery voltage is good or disabled

Adjusting the Analog Potentiometers



There are 4 analog potentiometers (pots) on the face plate of the DL240 CPU. These pots can be used to change timer constants, frequency of pulse train output, etc. Each analog channel has corresponding V-memory locations for setting lower and upper limits for each analog channel. The setup procedures are covered later in this chapter.

To increase the value associated with the analog pot, turn the pot clockwise. To decrease the value, turn the pot counter clockwise.

Analog Pots

O

Max

O CH1

O CH2

O CH4

O CH4

O CH4


O CH2

O CH4

Turn clockwise to increase value

Communication Ports

The DL240, DL250-1 and DL260 CPUs have two ports while the DL230 has only one.



Port 1 Specifications

√ √ × × 230 240 250−1 260

The operating parameters for Port 1 on the DL230 and DL240 CPUs are fixed.

- 6 Pin female modular (RJ12 phone jack) type connector
- K-sequence protocol (slave only)
- RS232C, 9600 baud
- Connect to *Direct*SOFT32, D2–HPP, DV–1000, OI panels
- Fixed station address of 1
- 8 data bits, one stop
- Asynchronous, Half–duplex, DTE
- Odd parity



6-pin Female Modular Connector

Port	Port 1 Pin Descriptions (DL230 and DL240)			
1	0V	Power (–) connection (GND)		
2	5V	Power (+) connection		
3	RXD	Receive Data (RS232C)		
4	TXD	Transmit Data (RS232C		
5	5V	Power (+) connection		
6	0V	Power (–) connection (GND)		

Port 1 Specifications



The operating parameters for Port 1 on the DL250–1 and DL260 CPU are fixed. This applies to the DL250 as well.

- 6 Pin female modular (RJ12 phone jack) type connector
- K-sequence protocol (slave only)
- DirectNet (slave only)
- MODBUS RTU (slave only)
- RS232C, 9600 baud
- Connect to *Direct*SOFT32, D2–HPP, DV1000 or *DirectNet* master
- 8 data bits, one start, one stop
- Asynchronous, Half–duplex, DTE
- Odd parity



6-pin Female Modular Connector

Port	t 1 Pin	Descriptions (DL250–1 and DL260)
1	0V	Power (–) connection (GND)
2	5V	Power (+) connection
3	RXD	Receive Data (RS232C)
4	TXD	Transmit Data (RS232C
5	5V	Power (+) connection
6	0V	Power (–) connection (GND)

Port 2 Specifications



The operating parameters for Port 2 on the DL240 CPU is configurable using Aux functions on a programming device.

- 6 Pin female modular (RJ12 phone jack) type connector
- K-sequence protocol, *Direct*Net (slave),
- RS232C, Up to 19.2K baud
- Address selectable (1–90)
- Connect to *Direct* SOFT32, D2–HPP, DV1000, MMI, or *DirectNet* master
- 8 data bits, one start, one stop
- Asynchronous, Half-duplex, DTE
- Odd or no parity



6-pin Female Modular Connector


Por	Port 2 Pin Descriptions (DL240 only)					
1	0V	Power (–) connection (GND)				
2	5V	Power (+) connection				
3	RXD	Receive Data (RS232C)				
4	TXD	Transmit Data (RS232C				
5	RTS	Request to Send				
6	ΟV	Power (–) connection (GND)				

Port 2 Specifications



Port 2 on the DL250 and DL260 CPUs is located on the 15 pin D-shell connector. It is configurable using AUX functions on a programming device. This applies to the DL250 as well

- 15 Pin female D type connector
- Protocol: K sequence, *DirectNet* Master/Slave, MODBUS RTU Master/Slave, Remote I/O, (ASCII IN/OUT DL260 only)
- RS232C, non-isolated, distance within 15 m (approx. 50 feet)
- RS422, non-isolated, distance within 1000 m
- RS485, non-isolated, distance within 1000m (DL260 only)
- Up to 38.4K baud
- Address selectable (1–90)
- Connects to *Direct*SOFT32, D2–HPP, operator interfaces, any *DirectNet* or MODBUS master/slave, (ASCII devices DL260 only)
- 8 data bits, one start, one stop
- Asynchronous, Half-duplex, DTE Remote I/O
- Odd/even/none parity



15-pin Female D Connector

Por	t 2 Pin [Descriptions (DL250-1 / DL260)
1	5V	5 VDC
2	TXD2	Transmit Data (RS232C)
3	RXD2	Receive Data (RS232C)
4	RTS2	Ready to Send (RS-232C)
5	CTS2	Clear to Send (RS-232C)
6	RXD2-	Receive Data - (RS-422) (RS-485 DL260)
7	0V	Logic Ground
8	0V	Logic Ground
9	TXD2+	Transmit Data + (RS-422) (RS-485 DL260)
10	TXD2 -	Transmit Data – (RS-422) (RS-485 DL260)
11	RTS2 +	Request to Send + (RS-422) (RS-485 DL260)
12	RTS2 -	Request to Send – (RS-422)(RS-485 DL260)
13	RXD2+	Receive Data + (RS-422) (RS-485 DL260)
14	CTS2 +	Clear to Send + (RS422) (RS-485 DL260)
15	CTS2 -	Clear to Send – (RS–422) (RS–485 DL260)

Using Battery Backup


An optional lithium battery is available to maintain the system RAM retentive memory when the DL205 system is without external power. Typical CPU battery life is five years, which includes PLC runtime and normal shutdown periods. However, consider installing a fresh battery if your battery has not been changed recently and the system will be shutdown for a period of more than ten days.




NOTE: Before installing or replacing your CPU battery, back-up your V-memory and system parameters. You can do this by using *Direct*SOFT32 to save the program, V-memory, and system parameters to hard/floppy disk on a personal computer.

To install the D2-BAT CPU battery in DL230 or DL240 CPUs:

- 1. Gently push the battery connector onto the circuit board connector.
- Push the battery into the retaining clip. Don't use excessive force. You may break the retaining clip.
- 3. Make a note of the date the battery was installed.



DL230 and DL240



DL250-1 and DL260

To install the D2-BAT-1 CPU battery in the DL250-1 / DL260 CPUs: (#CR2354)

- 1. Press the retaining clip on the battery door down and swing the battery door open.
- 2. Place the battery into the coin-type slot with the (+) side outward.
- 3. Close the battery door making sure that it locks securely in place.
- Make a note of the date the battery was installed.



Enabling the Battery Backup

WARNING: Do not attempt to recharge the battery or dispose of an old battery by fire. The battery may explode or release hazardous materials.

In the DL205 CPUs, the battery can be enabled by setting bit 12 in V7633 On. In this mode the battery Low LED will come on when the battery voltage is less than 2.5VDC (SP43) and error E41 will occur. In this mode the CPU will maintain the data in C,S,T,CT, and V memory when power is removed from the CPU, provided the battery is good. The use of a battery can also determine which operating mode is entered when the system power is connected. See CPU Setup, which is discussed later in this chapter.

Even if you have installed a battery, the battery circuit can be disabled by turning off bit 12 in V7633. However, if you have a battery installed and select "No Battery" operation, the battery LED will not turn on if the battery voltage is low.

Selecting the Program Storage Media


Built-in EEPROM



The DL230 and DL240 CPUs provide built-in EEPROM storage. This type of memory is non-volatile and is not dependent on battery backup to retain the program. The EEPROM can be electrically reprogrammed without being removed from the CPU. You can also set Jumper 3, which will write protect the EEPROM. The jumper is set at the factory to *allow* changes to EEPROM. If you select write protection by changing the jumper position, you cannot make changes to the program.



WARNING: Do NOT change Jumper 2. This is for factory test operations. If you change Jumper 2, the CPU will not operate properly.



EEPROM Sizes

The DL230 and DL240 CPUs use different sizes of EEPROMs. The CPUs come from the factory with EEPROMs already installed. However, if you need extra EEPROMs, select one that is compatible with the following part numbers.

CPU Type	EEPROM Part Number	Capacity
DL230	Hitachi HN58C65P-25	8K byte (2Kw)
DL240	Hitachi HN58C256P-20	32K byte (3Kw)

EEPROMOperations

There are many AUX functions specifically for use with an EEPROM in the Handheld Programmer. This enables you to quickly and easily copy programs between a program developed offline in the Handheld and the CPU. Also, you can erase EEPROMs, compare them, etc. See the DL205 Handheld Programmer Manual for details on using these AUX functions with the Handheld Programmer.




NOTE: If the instructions are supported in *both* CPUs and the program size is within the limits of the DL230, you can move a program between the two CPUs. However, the EEPROM installed in the Handheld Programmer *must* be the same size (or larger) than the CPU being used. For example, you could not install a DL240 EEPROM in the Handheld Programmer and download the program to a DL230. Instead, if the program is within the size limits of the DL230, use a DL230 chip in the Handheld when you obtain the program from the DL240.

CPU Setup

Installing the CPU



The CPU **must** be installed in the first slot in the base (closest to the power supply). You cannot install the CPU in any other slot. When inserting the CPU into the base, align the PC board with the grooves on the top and bottom of the base. Push the CPU straight into the base until it is firmly seated in the backplane connector. Use the retaining clips to secure the CPU to the base.







Connecting the Programming Devices

WARNING: To minimize the risk of electrical shock, personal injury, or equipment damage, always disconnect the system power before installing or removing any system component.

The Handheld programmer is connected to the CPU with a handheld programmer cable. (You can connect the Handheld to either port on a DL240 CPU). The handheld programmer is shipped with a cable. The cable is approximately 6.5 feet (200 cm).



If you are using a Personal Computer with the *Direct*SOFT32 programming package, you can use either the top or bottom port.



Auxiliary Functions Many CPU setup tasks involve the use of Auxiliary (AUX) Functions. The AUX Functions perform many different operations, ranging from clearing ladder memory, displaying the scan time, copying programs to EEPROM in the handheld programmer, etc. They are divided into categories that affect different system parameters. Appendix A provides a description of the AUX functions.

> You can access the AUX Functions from DirectSOFT32 or from the DL205 Handheld Programmer. The manuals for those products provide step-by-step procedures for accessing the AUX Functions. Some of these AUX Functions are designed specifically for the Handheld Programmer setup, so they will not be needed (or available) with the *Direct*SOFT32 package. The following table shows a list of the Auxiliary functions for the different CPUs and the Handheld Programmer. Note, the Handheld Programmer may have additional AUX functions that are not supported with the DL205 CPUs.

AUX tion	Function and Descrip-	230	240	250–1	260
AUX	2* — RLL Operations				
21	Check Program	1	1	✓	1
22	Change Reference	✓	✓	1	1
23	Clear Ladder Range	1	1	1	1
24	Clear All Ladders	1	1	1	1
AUX	3* — V-Memory Operation	ns			
31	Clear V Memory	✓	1	1	1
AUX	4* — I/O Configuration				
41	Show I/O Configuration	✓	✓	✓	✓
42	I/O Diagnostics	✓	✓	✓	✓
44	Power-up I/O Configuration Check	1	1	1	1
45	Select Configuration	1	1	1	1
46	Configure I/O	Χ	Χ	1	1
AUX	5* — CPU Configuration				
51	Modify Program Name	1	1	1	1
52	Display / Change Calendar	×	1	1	1
53	Display Scan Time	✓	✓	1	1
54	Initialize Scratchpad	✓	✓	✓	✓
55	Set Watchdog Timer	✓	✓	✓	✓
56	Set CPU Network Address	Х	1	1	1
57	Set Retentive Ranges	1	✓	✓	✓
58	Test Operations	✓	✓	✓	1
59	Bit Override	Χ	✓	✓	✓
5B	Counter Interface Config.	1	1	1	✓
5C	Display Error History	Χ	✓	✓	✓

AUX I	AUX Function and Description			250–1	260	HPP		
AUX 6	6* — Handheld Programmer	Confi	gurat	ion				
61	Show Revision Numbers	1	1	✓	1	_		
62	Beeper On / Off	×	×	×	×	1		
65	Run Self Diagnostics	×	×	×	×	1		
AUX 7	* — EEPROM Operations	<u>.</u>				•		
71	Copy CPU memory to HPP EEPROM	×	×	×	×	1		
72	Write HPP EEPROM to CPU	×	×	×	×	1		
73	Compare CPU to HPP EEPROM	×	×	×	×	1		
74	Blank Check (HPP EE- PROM)	×	×	×	×	1		
75	Erase HPP EEPROM	×	×	×	×	1		
76	Show EEPROM Type (CPU and HPP)	×	×	×	×	1		
AUX 8	AUX 8* — Password Operations							
81	Modify Password	1	1	✓	1	_		
82	Unlock CPU	1	1	1	1	_		
83	Lock CPU	1	✓	✓	1	_		

- supported
- not supported
- not applicable

Clearing an Existing Program

Before you enter a new program, you should always clear ladder memory. You can use AUX Function 24 to clear the complete program.

You can also use other AUX functions to clear other memory areas.

- AUX 23 Clear Ladder Range
- AUX 24 Clear all Ladders
- AUX 31 Clear V-Memory

Setting the Clock and Calendar



The DL240, DL250–1 and DL260 also have a Clock / Calendar that can be used for many purposes. If you need to use this feature there are also AUX functions available that allow you set the date and time. For example, you would use AUX 52, Display/Change Calendar to set the time and date with the Handheld Programmer. With *Direct*SOFT32 you would use the PLC Setup menu options using K–Sequence protocol only.

The CPU uses the following format to display the date and time.

- Date Year, Month, Date, Day of week (0 – 6, Sunday thru Saturday)
- Time 24 hour format, Hours, Minutes, Seconds

Handheld Programmer Display

23:08:17 97/05/20

You can use the AUX function to change any component of the date or time. However, the CPU will not automatically correct any discrepancy between the date and the day of the week. For example, if you change the date to the 15th of the month and the 15th is on a Thursday, you will also have to change the day of the week (unless the CPU already shows the date as Thursday). The day of the week can only be set using the handheld programmer.

Initializing System Memory

The DL205 CPUs maintain system parameters in a memory area often referred to as the "scratchpad". In some cases, you may make changes to the system setup that will be stored in system memory. For example, if you specify a range of Control Relays (CRs) as retentive, these changes are stored.

AUX 54 resets the system memory to the default values.



WARNING: You may never have to use this feature unless you want to clear any setup information that is stored in system memory. Usually, you'll only need to initialize the system memory if you are changing programs and the old program required a special system setup. You can usually change from program to program without ever initializing system memory.

Remember, this AUX function will reset all system memory. If you have set special parameters such as retentive ranges, etc. they will be erased when AUX 54 is used. Make sure you that you have considered all ramifications of this operation before you select it.

Setting the CPU Network Address



The DL240, DL250–1 and DL260 CPUs have built in *DirectNet* ports. You can use the Handheld Programmer to set the network address for the port and the port communication parameters. The default settings are:

- Station Address 1
- Hex Mode
- Odd Parity
- 9600 Baud

The **DirectNet** Manual provides additional information about choosing the communication settings for network operation.

Setting Retentive Memory Ranges

The DL205 CPUs provide certain ranges of retentive memory by default. The default ranges are suitable for many applications, but you can change them if your application requires additional retentive ranges or no retentive ranges at all. The default settings are:

Mamany Area	DL230		DL240		DL250-1		DL260	
Memory Area	Default Range	Avail. Range						
Control Relays	C300 - C377	C0 - C377	C300 - C377	C0 - C377	C1000 - C1777	C0 - C1777	C1000 - C1777	C0 - C3777
V Memory	V2000 – V7777	V0 – V7777	V2000 – V7777	V0 – V7777	V1400 – V3777	V0 – V17777	V1400 – V3777	V0 – V37777
Timers	None by default	T0 – T77	None by default	T0 – T177	None by default	T0 – T377	None by default	T0 – T377
Counters	CT0 - CT77	CT0 - CT77	CT0 - CT177	CT0 - CT177	CT0 - CT177	CT0 - CT177	CT0 - CT377	CT0 - CT377
Stages	None by default	S0 – S377	None by default	S0 – S777	None by default	S0 – S1777	None by default	S0 - S1777

You can use AUX 57 to set the retentive ranges. You can also use *Direct*SOFT32 menus to select the retentive ranges.



WARNING: The DL205 CPUs do not come with a battery. The super capacitor will retain the values in the event of a power loss, but only for a short period of time, depending on conditions. If the retentive ranges are important for your application, make sure you obtain the optional battery.

Password Protection

The DL205 CPUs allow you to use a password to help minimize the risk of unauthorized program and/or data changes. The DL240, DL250–1 and DL260 offer multi–level passwords for even more security. Once you enter a password you can "lock" the CPU against access. Once the CPU is locked you must enter the password before you can use a programming device to change any system parameters.

You can select an 8-digit numeric password. The CPUs are shipped from the factory with a password of 00000000. All zeros removes the password protection. If a password has been entered into the CPU you cannot enter all zeros to remove it. Once you enter the correct password, you can change the password to all zeros to remove the password protection.

For more information on passwords, see the appropriate appendix on auxiliary functions.




WARNING: Make sure you remember your password. If you forget your password you will not be able to access the CPU. The CPU must be returned to the factory to have the password removed.

Setting the Analog Potentiometer Ranges



There are 4 analog potentiometers (pots) on the face plate of the DL240 CPU. These pots can be used to change timer constants, frequency of pulse train output, value for an analog output module, etc.

Each analog channel has corresponding V-memory locations for setting lower and upper limits for each analog channel. The table below shows the V-memory locations used for each analog channel.



The following V-memory locations are the default location for the analog pots.

	CH1	CH2	CH3	CH4
Analog Data	V3774	V3775	V3776	V3777
Analog Data Lower Limit	V7640	V7642	V7644	V7646
Analog Data Upper Limit	V7641	V7643	V7645	V7647

You can use the program logic to load the limits into these locations, or, you can use a programming device to load the values. The range for each limit is 0 - 9999.

These analog pots have a resolution of 256 pieces. Therefore, if the span between the upper and lower limits is less than or equal to 256, then you have better resolution or, more precise control.

Use the formula shown to determine the smallest amount of change that can be detected.

For example, a range of 100 – 600 would result in a resolution of 1.95. Therefore, the smallest increment would be 1.95 units. (The actual result depends on exactly how you're using the values in the control program).

$$\label{eq:Resolution} \begin{aligned} \text{Resolution} &= \frac{H-L}{256} \\ \text{H = high limit of the range} \end{aligned}$$

Example Calculations:

L = low limit of the range


Resolution =
$$\frac{600-100}{256}$$

Resolution =
$$\frac{500}{256}$$

Resolution
$$= 1.95$$

The following example shows how you could use these analog potentiometers to change the preset value for a timer. See Chapter 5 for details on how these instructions operate.

Program loads ranges into V-memory





Load the lower limit (100) for the analog range on Ch1 into V7640.

Load the upper limit (600) for the analog range on Ch1 into V7641.


Use V3774 as the preset for the timer. This will allow you to quickly adjust the preset from 100 to 600 with the CH1 analog pot.


Turn all the way counter-clockwise to use lowest value





Turn clockwise to increase the timer preset.





CPU Operation

Achieving the proper control for your equipment or process requires a good understanding of how DL205 CPUs control all aspects of system operation. The flow chart below shows the main tasks of the CPU operating system. In this section, we will investigate four aspects of CPU operation:

- CPU Operating System the CPU manages all aspects of system control.
- CPU Operating Modes The three primary modes of operation are Program Mode, Run Mode, and Test Mode.
- CPU Timing The two important areas we discuss are the I/O response time and the CPU scan time.
- CPU Memory Map The CPUs memory map shows the CPU addresses of various system resources, such as timers, counters, inputs, and outputs.

CPU Operating System


At powerup, the CPU initializes the internal electronic hardware. Memory initialization starts with examining the retentive memory settings. In general, the contents of retentive memory is preserved, and non-retentive memory is initialized to zero (unless otherwise specified).

After the one-time powerup tasks, the CPU begins the cyclical scan activity. The flowchart to the right shows how the tasks differ, based on the CPU mode and the existence of any errors. The "scan time" is defined as the average time around the task loop. Note that the CPU is always reading the inputs, even during program mode. This allows programming tools to monitor input status at any time.

The outputs are only updated in Run mode. In program mode, they are in the off state.


In Run Mode, the CPU executes the user ladder program. Immediately afterwards, any PID loops which are configured are executed (DL250 only). Then the CPU writes the output results of these two tasks to the appropriate output points.

Error detection has two levels. Non-fatal errors are reported, but the CPU remains in its current mode. If a fatal error occurs, the CPU is forced into program mode and the outputs go off.



Program Mode Operation

In Program Mode the CPU does not execute the application program or update the output modules. The primary use for Program Mode is to enter or change an application program. You also use the program mode to set up CPU parameters, such as the network address, retentive memory areas, etc.



Download Program

You can use the mode switch on the DL250–1 and DL260 CPUs to select Program Mode operation. Or, with the switch in TERM position, you can use a programming device such as the Handheld Programmer to place the CPU in Program Mode.


Run Mode Operation

In Run Mode, the CPU executes the application program, does PID calculations for configured PID loops (DL250 only), and updates the I/O system. You can perform many operations during Run Mode. Some of these include:

- Monitor and change I/O point status
- Update timer/counter preset values
- Update Variable memory locations

Run Mode operation can be divided into several key areas. It is very important you understand how each of these areas of execution can affect the results of your application program solutions.

You can use the mode switch to select Run Mode operation (DL240, DL250–1 and DL260). Or, with the mode switch in TERM position, you can use a programming device, such as the Handheld Programmer to place the CPU in Run Mode.



You can also edit the program during Run Mode. The Run Mode Edits are not "bumpless." Instead, the CPU maintains the outputs in their last state while it accepts the new program information. If an error is found in the new program, then the CPU will turn all the outputs off and enter the Program Mode.



WARNING: Only authorized personnel fully familiar with all aspects of the application should make changes to the program. Changes during Run Mode become effective immediately. Make sure you thoroughly consider the impact of any changes to minimize the risk of personal injury or damage to equipment.


Read Inputs

The CPU reads the status of all inputs, then stores it in the image register. Input image register locations are designated with an X followed by a memory location. Image register data is used by the CPU when it solves the application program.

Of course, an input may change after the CPU has read the inputs. Generally, the CPU scan time is measured in milliseconds. If you have an application that cannot wait until the next I/O update, you can use Immediate Instructions. These do not use the status of the input image register to solve the application program. The Immediate instructions immediately read the input status directly from I/O modules. However, this lengthens the program scan since the CPU has to read the I/O point status again. A complete list of the Immediate instructions is included in Chapter 5.

Read Inputs from Specialty and Remote I/O

After the CPU reads the inputs from the input modules, it reads any input point data from any Specialty modules that are installed, such as Counter Interface modules, etc. This is also the portion of the scan that reads the input status from Remote I/O racks.





NOTE: It may appear the Remote I/O point status is updated every scan. This is not quite true. The CPU will receive information from the Remote I/O Master module every scan, but the Remote Master may not have received an update from all the Remote slaves. Remember, the Remote I/O link is managed by the Remote Master, not the CPU.

and Force I/O

Service Peripherals After the CPU reads the inputs from the input modules, it reads any attached peripheral devices. This is primarily a communications service for any attached devices. For example, it would read a programming device to see if any input, output, or other memory type status needs to be modified. There are two basic types of forcing available with the DL205 CPUs.

Note: *Direct*Net protocol does not support bit operations.

- Forcing from a peripheral not a permanent force, good only for one scan
- Bit Override (DL240, DL250–1 and DL260) holds the I/O point (or other bit) in the current state. Valid bits are X, Y, C, T, CT, and S. (These memory types are discussed in more detail later in this chapter).


Regular Forcing — This type of forcing can temporarily change the status of a discrete bit. For example, you may want to force an input on, even though it is really off. This allows you to change the point status that was stored in the image register. This value will be valid until the image register location is written to during the next scan. This is primarily useful during testing situations when you need to force a bit on to trigger another event.

Bit Override — (DL240, DL250–1 and DL260) Bit override can be enabled on a point-by-point basis by using AUX 59 from the Handheld Programmer or, by a menu option from within *Direct*SOFT32. Bit override basically disables any changes to the discrete point by the CPU. For example, if you enable bit override for X1, and X1 is off at the time, then the CPU *will not* change the state of X1. This means that even if X1 comes on, the CPU will not acknowledge the change. So, if you used X1 in the program, it would always be evaluated as "off" in this case. Of course, if X1 was on when the bit override was enabled, then X1 would always be evaluated as "on".

There is an advantage available when you use the bit override feature. The regular forcing is not disabled because the bit override is enabled. For example, if you enabled the Bit Override for Y0 and it was off at the time, then the CPU would not change the state of Y0. However, you *can* still use a programming device to change the status. Now, if you use the programming device to force Y0 on, it will remain on and the CPU will not change the state of Y0. If you then force Y0 off, the CPU will maintain Y0 as off. The CPU will never update the point with the results from the application program or from the I/O update until the bit override is removed.


The following diagram shows a brief overview of the bit override feature. Notice the CPU does not update the Image Register when bit override is enabled.





CPU Bus Communication

Specialty Modules, such as the Data Communications Module, can transfer data to and from the CPU over the CPU bus on the backplane. This data is more than standard I/O point status. This type of communications can only occur on the CPU (local) base. There is a portion of the execution cycle used to communicate with these modules. The CPU performs both read and write requests during this segment.




Update Clock, Special Relays, and Special Registers


The DL240 , DL250–1 and DL260 CPUs have an internal real-time clock and calendar timer which is accessible to the application program. Special V-memory locations hold this information. This portion of the execution cycle makes sure these locations get updated on every scan. Also, there are several different Special Relays, such as diagnostic relays, etc., that are also updated during this segment.

Solve Application Program

The CPU evaluates each instruction in the application program during this segment of the scan cycle. The instructions define the relationship between input conditions and the system outputs.

The CPU begins with the first rung of the ladder program, evaluating it from left to right and from top to bottom. It continues, rung by rung, until it encounters the END coil instruction. At that point, a new image for the outputs is complete.





The internal control relays (C), the stages (S), and the variable memory (V) are also updated in this segment.

You may recall the CPU may have obtained and stored forcing information when it serviced the peripheral devices. If any I/O points or memory data have been forced, the output image register also contains this information.



NOTE: If an output point was used in the application program, the results of the program solution will overwrite any forcing information that was stored. For example, if Y0 was forced on by the programming device, and a rung containing Y0 was evaluated such that Y0 should be turned off, then the output image register will show that Y0 should be off. Of course, you can force output points that are not used in the application program. In this case, the point remains forced because there is no solution that results from the application program execution.

Solve PID Loop Equations



The DL260 CPU can process up to 16 PID loops and the DL250–1 can process up to 4 PID loops. The loop calculations are run as a separate task from the ladder program execution, immediately following it. Only loops which have been configured are calculated, and then only according to a built-in loop scheduler. The sample time (calculation interval) of each loop is programmable. Please refer to Chapter 8, PID Loop Operation, for more on the effects of PID loop calculation on the overall CPU scan time.

Write Outputs

Once the application program has solved the instruction logic and constructed the output image register, the CPU writes the contents of the output image register to the corresponding output points located in the local CPU base or the local expansion bases. Remember, the CPU also made sure any forcing operation changes were stored in the output image register, so the forced points get updated with the status specified earlier.

Write Outputs to Specialty and Remote I/O



Diagnostics

After the CPU updates the outputs in the local and expansion bases, it sends the output point information that is required by any Specialty modules which are installed. For example, this is the portion of the scan that writes the output status from the image register to the Remote I/O racks.


NOTE: It may appear the Remote I/O point status is updated every scan. This is not quite true. The CPU will send the information to the Remote I/O Master module every scan, but the Remote Master will update the actual remote modules during the next communication sequence between the master and slave modules. Remember, the Remote I/O link communication is managed by the Remote Master, not the CPU.

During this part of the scan, the CPU performs all system diagnostics and other tasks, such as:

- · calculating the scan time
- · updating special relays
- resetting the watchdog timer

DL205 CPUs automatically detect and report many different error conditions. Appendix B contains a listing of the various error codes available with the DL205 system.

One of the more important diagnostic tasks is the scan time calculation and watchdog timer control. DL205 CPUs have a "watchdog" timer that stores the maximum time allowed for the CPU to complete the solve application segment of the scan cycle. The default value set from the factory is 200 mS. If this time is exceeded the CPU will enter the Program Mode, turn off all outputs, and report the error. For example, the Handheld Programmer displays "E003 S/W TIMEOUT" when the scan overrun occurs.



You can use AUX 53 to view the minimum, maximum, and current scan time. Use AUX 55 to increase or decrease the watchdog timer value. There is also an RSTWT instruction that can be used in the application program to reset the watch dog timer during the CPU scan.

I/O Response Time


for Your Application?

Is Timing Important I/O response time is the amount of time required for the control system to sense a change in an input point and update a corresponding output point. In the majority of applications, the CPU performs this task practically instantaneously. However, some applications do require extremely fast update times. There are four things that can affect the I/O response time:

- The point in the scan period when the field input changes states
- Input module Off to On delay time
- CPU scan time
- Output module Off to On delay time

Normal Minimum I/O Response

The I/O response time is shortest when the module senses the input change before the Read Inputs portion of the execution cycle. In this case the input status is read, the application program is solved, and the output point gets updated. The following diagram shows an example of the timing for this situation.



In this case, you can calculate the response time by simply adding the following items.


Input Delay + Scan Time + Output Delay = Response Time

Normal Maximum I/O Response

The I/O response time is longest when the module senses the input change after the Read Inputs portion of the execution cycle. In this case the new input status does not get read until the following scan. The following diagram shows an example of the timing for this situation.

In this case, you can calculate the response time by simply adding the following

Input Delay +(2 x Scan Time) + Output Delay = Response Time




Improving Response Time

There are a few things you can do the help improve throughput.

- · Choose instructions with faster execution times
- Use immediate I/O instructions (which update the I/O points during the ladder program execution segment)
- Choose modules that have faster response times

Immediate I/O instructions are probably the most useful technique. The following example shows immediate input and output instructions, and their effect.



In this case, you can calculate the response time by simply adding the following items.

Input Delay + Instruction Execution Time + Output Delay = Response Time

The instruction execution time is calculated by adding the time for the immediate input instruction, the immediate output instruction, and all instructions in between.



NOTE: When the immediate instruction reads the current status from a module, it uses the results to solve that one instruction without updating the image register. Therefore, any regular instructions that follow will still use image register values. Any immediate instructions that follow will access the module again to update the status.

CPU Scan Time Considerations


The scan time covers all the cyclical tasks that are performed by the operating system. You can use *Direct*SOFT32 or the Handheld Programmer to display the minimum, maximum, and current scan times that have occurred since the previous Program Mode to Run Mode transition. This information can be very important when evaluating the performance of a system.

As shown previously, there are several segments that make up the scan cycle. Each of these segments requires a certain amount of time to complete. Of all the segments, the only one you really have the most control over is the amount of time it takes to execute the application program. This is because different instructions take different amounts of time to execute. So, if you think you need a faster scan, then you can try to choose faster instructions.

Your choice of I/O modules and system configuration, such as expansion or remote I/O, can also affect the scan time. However, these things are usually dictated by the application.

For example, if you have a need to count pulses at high rates of speed, then you'll probably have to use a High-Speed Counter module. Also, if you have I/O points that need to be located several hundred feet from the CPU, then you need remote I/O because it's much faster and cheaper to install a single remote I/O cable than it is to run all those signal wires for each individual I/O point.

The following paragraphs provide some general information on how much time some of the segments can require.



Initialization Process

The CPU performs an initialization task once the system power is on. The initialization task is performed once at power-up, so it does not affect the scan time for the application program.

Initialization	DL230	DL240	DL250-1	DL260
Minimum Time	1.6 Seconds	1.0 Seconds	1.2 Seconds	1.2 Seconds
Maximum Time	3.6 Seconds	2.0 Seconds	2.7 Seconds (w/ 2 exp. bases)	3.7 Seconds (w/ 4 exp. bases)

Reading Inputs

The time required to read the input status for the input modules depends on which CPU you are using and the number of input points in the base. The following table shows typical update times required by the CPU.

Timing Factors	DL230	DL240	DL250-1	DL260
Overhead	64.0 μs	32.0 μs	12.6 μs	12.6 μs
Per input point	6.0 μs	12.3 μs	2.5 μs	2.5 μs

For example, the time required for a DL240 to read two 8-point input modules would be calculated as follows. Where NI is the total number of input points.

Formula

Time = $32\mu s + (12.3 \times NI)$

Example

Time = $32\mu s + (12.3 \times 16)$

Time = $228.8 \, \mu s$



NOTE: This information provides the amount of time the CPU spends reading the input status from the modules. Don't confuse this with the I/O response time that was discussed earlier.

Reading Inputs from Specialty I/O

During this portion of the cycle the CPU reads any input points associated with the following.

- Remote I/O
- Specialty Modules (such as High-Speed Counter, etc.)

The time required to read any input status from these modules depends on which CPU you are using, the number of modules, and the number of input points.

Remote Module	DL230	DL240	DL250-1	DL260
Overhead	N/A	6.0 μs	1.82 μs	1.82 μs
Per module (with inputs)	N/A	67.0 μs	17.9 μs	17.9 μs
Per input point	N/A	40.0 μs	2.0 μs	2.0 μs

For example, the time required for a DL240 to read two 8-point input modules (located in a Remote base) would be calculated as follows. Where NM is the number of modules and NI is the total number of input points.

Remote I/O

Formula

Time = $6\mu s + (67\mu s \times NM) + (40\mu s \times NI)$

Example

Time = $6\mu s + (67\mu s \times 2) + (40\mu s \times 16)$

Time = $780 \mu s$

Service Peripherals Communication requests can occur at any time during the scan, but the CPU only "logs" the requests for service until the Service Peripherals portion of the scan. The CPU does not spend any time on this if there are no peripherals connected.

To Log Request (anytime)		DL230	DL240	DL250-1	DL260
Nothing Connected	Min. & Max.	0 μs	0 μs	0 μs	0 μs
Port 1	Send Min. / Max.	22 / 28 μs	23 / 26 μs	3.2/9.2 μs	3.2/9.2 μs
	Rec. Min. / Max.	24 / 58 μs	52 / 70 μs	25.0/35.0 μs	25.0/35.0 μs
Port 2	Send Min. / Max.	N/A	26 / 30 μs	3.6/11.5 μs	3.6/11.5 μs
	Rec. Min. / Max.	N/A	60 / 75 μs	35.0/44.0 μs	35.0/44.0 μs

During the Service Peripherals portion of the scan, the CPU analyzes the communications request and responds as appropriate. The amount of time required to service the peripherals depends on the content of the request.

To Service Request	DL230	DL240	DL250-1	DL260
Minimum	260 μs	250 μs	8 μs	8 μs
Run Mode Max.	30 ms	20 ms	410 μs	410 μs
Program Mode Max.	3.5 Seconds	4 Seconds	2 Second	3.7 Second

CPU Bus Communication

Some specialty modules can also communicate directly with the CPU via the CPU bus. During this portion of the cycle the CPU completes any CPU bus communications. The actual time required depends on the type of modules installed and the type of request being processed.



Update Clock / Calendar, Special Relays, Special Registers **NOTE:** Some specialty modules can have a considerable impact on the CPU scan time. If timing is critical in your application, consult the module documentation for any information concerning the impact on the scan time.

The clock, calendar, and special relays are updated and loaded into special V-memory locations during this time. This update is performed during both Run and Program Modes.

Modes		DL230	DL240	DL250-1	DL260
Program	Minimum	8.0 μs fixed	35.0 μs	11.0 μs	11.0 μs
Mode	Maximum	8.0 μs fixed	48.0 μs	11.0 μs	11.0 μs
Run Mode	Minimum	20.0 μs	60.0 μs	19.0 μs	19.0 μs
	Maximum	26.0 μs	85.0 μs	26.0 μs	26.0 μs

Writing Outputs

The time required to write the output status for the local and expansion I/O modules depends on which CPU you are using and the number of output points in the base. The following table shows typical update times required by the CPU.

Timing Factors	DL230	DL240	DL250-1	DL260
Overhead	66.0 μs	33.0 μs	28.1 μs	28.1 μs
Per output point	8.5 μs	14.6 μs	3.0 μs	3.0 μs

For example, the time required for a DL240 to write data for two 8-point output modules would be calculated as follows (where NO is the total number of output points).

Formula

Time = $33 + (NO \times 14.6us)$

Example

Time = $33 + (16 \times 14.6 us)$

Time = 266.6us

Writing Outputs to Specialty I/O

During this portion of the cycle the CPU writes any output points associated with the following.

- Remote I/O
- Specialty Modules (such as High-Speed Counter, etc.)

The time required to write any output image register data to these modules depends on which CPU you are using, the number of modules, and the number of output points.

Remote Module	DL230	DL240	DL250-1	DL260
Overhead	N/A	6.0 μs	1.9 μs	1.9 μs
Per module (with outputs)	N/A	67.5 μs	17.7 μs	17.7 μs
Per output point	N/A	46.0 μs	3.2 μs	3.2 μs

For example, the time required for a DL240 to write two 8-point output modules (located in a Remote base) would be calculated as follows. Where NM is the number of modules and NO is the total number of output points.

Remote I/O

Formula

Time = $6\mu s + (67.5\mu s \times NM) + (46\mu s \times NO)$

Example

Time = $6\mu s + (67.5\mu s \times 2) + (46\mu s \times 16)$

Time = $877 \mu s$



NOTE: This total time is the actual time required for the CPU to update these outputs. This does not include any additional time that is required for the CPU to actually service the particular specialty modules.

Diagnostics

The DL205 CPUs perform many types of system diagnostics. The amount of time required depends on many things, such as the number of I/O modules installed, etc. The following table shows the minimum and maximum times that can be expected.

Diagnostic Time	DL230	DL240	DL250-1	DL260
Minimum	600.0 μs	422.0 μs	26.8 μs	26.8 μs
Maximum	900.0 μs	855.0 μs	103.0 μs	103.0 μs

Application


The CPU processes the program from the Program Execution top (address 0) to the END instruction. The CPU executes the program left to right and top to bottom. As each rung is evaluated the appropriate image register or memory location is updated.

> The time required to solve the application program depends on the type and number of instructions used, and the amount of execution overhead.

> You can add the execution times for all the instructions in your program to find the total program execution time.

> For example, the execution time for a DL240 running the program shown would be calculated as follows.

Instruction	Time
STR X0	1.4µs
OR C0	1.0µs
ANDN X1	1.2μs
OUT Y0	7.95µs
STRN C100	1.6µs
LD K10	62µs
STRN C101	1.6μs
OUT V2002	21.0μs
STRN C102	1.6µs
LD K50	62µs
STRN C103	1.6µs
OUT V2006	21.0µs
STR X5	1.4µs
ANDN X10	1.2µs
OUT Y3	7.95µs
END	16µs
TOTAL	210.5µs



Appendix C provides a complete list of instruction execution times for DL205 CPUs.

Program Control Instructions — the DL240, DL250-1 and DL260 CPUs offer additional instructions that can change the way the program executes. These instructions include FOR/NEXT loops, Subroutines, and Interrupt Routines. These instructions can interrupt the normal program flow and effect the program execution time. Chapter 5 provides detailed information on how these different types of instructions operate.

PLC Numbering Systems

If you are a new PLC user or are using *Direct*LOGIC PLCs for the first time, please take a moment to study how our PLCs use numbers. You'll find that each PLC manufacturer has their own conventions on the use of numbers in their PLCs. Take a moment to familiarize yourself with how numbers are used in *Direct*LOGIC PLCs. The information you learn here applies to all our PLCs.

octal	49	.832		binary				
? 1482	BCD ?	3	? 040	2 ?				
3A9 7	4	7	A	SCII				
1001011011			hexad	decimal				
–96	1428	7	7 1	011				
decimal		Α	72E	2				
-300124	177		7 2 L	'?				

As any good computer does, PLCs store and manipulate numbers in binary form: ones and zeros. So why do we have to deal with numbers in so many different forms? Numbers have meaning, and some *representations* are more convenient than others for particular purposes. Sometimes we use numbers to represent a size or amount of something. Other numbers refer to locations or addresses, or to time. In science we attach engineering units to numbers to give a particular meaning.

PLC Resources

PLCs offer a fixed amount of resources, depending on the model and configuration. We use the word "resources" to include variable memory (V-memory), I/O points, timers, counters, etc. Most modular PLCs allow you to add I/O points in groups of eight. In fact, all the resources of our PLCs are counted in octal. It's easier for computers to count in groups of eight than ten, because eight is an even power of 2.

Octal means simply counting in groups of eight things at a time. In the figure to the right, there are eight circles. The quantity in decimal is "8", but in octal it is "10" (8 and 9 are not valid in octal). In octal, "10" means 1 group of 8 plus 0 (no individuals).




In the figure below, we have two groups of eight circles. Counting in octal we have "20" items, meaning 2 groups of eight, plus 0 individuals Don't say "twenty", say "two-zero octal". This makes a clear distinction between number systems.



After counting PLC resources, it's time to access PLC resources (there's a difference). The CPU instruction set accesses resources of the PLC using octal addresses. Octal addresses are the same as octal quantities, except they start counting at zero. The number zero is significant to a computer, so we don't skip it.

Our circles are in an array of square containers to the right. To access a resource, our PLC instruction will address its location using the octal references shown. If these were counters, "CT14" would access the black circle location.



V–Memory

Variable memory (called "V-memory") stores data for the ladder program and for configuration settings. V-memory locations and V-memory addresses are the same thing, and are numbered in octal. For example, V2073 is a valid location, while V1983 is not valid ("9" and "8" are not valid octal digits).

Each V-memory location is one data word wide, meaning 16 bits. For configuration registers, our manuals will show each bit of a V-memory word. The least significant bit (LSB) will be on the right, and the most significant bit (MSB) on the left. We use the word "significant", referring to the relative binary weighting of the bits.

V-memory address		V-memory data														
(octal)	MSB	B (binary)									LSE	3				
V2017	0 1	0	0	1	1	1	0	0	0	1	0	1	0	0	1	ı

V-memory data is 16-bit binary, but we rarely program the data registers one bit at a time. We use instructions or viewing tools that let us work with binary, decimal, octal, and hexadecimal numbers. All these are converted and stored as binary for us.

A frequently-asked question is "How do I tell if a number is binary, octal, BCD, or hex"? The answer is that we usually cannot tell by looking at the data... but it does not really matter. What matters is: the source or mechanism which writes data into a V-memory location and the thing which later reads it must both use the same data type (i.e., octal, hex, binary, or whatever). The V-memory location is a storage box... that's all. It does not convert or move the data on its own.

Binary-Coded Decimal Numbers

Since humans naturally count in decimal, we prefer to enter and view PLC data in decimal as well (via operator interfaces). However, computers are more efficient in using pure binary numbers. A compromise solution between the two is Binary-Coded Decimal (BCD) representation. A BCD digit ranges from 0 to 9, and is stored as four binary bits (a nibble). This permits each V-memory location to store four BCD digits, with a range of decimal numbers from 0000 to 9999.

BCD number	4			9						3		6				
	•	•	_	1_	•		_	•	•		_		_		_	•
V-memory storage	0	1	0	0	1	0	0	1	0	0	1	1	0	1	1	0

In a pure binary sense, a 16-bit word represents numbers from 0 to 65535. In storing BCD numbers, the range is reduced to 0 to 9999. Many math instructions use BCD data, and *Direct*SOFT32 and the handheld programmer allow us to enter and view data in BCD. Special RLL instructions convert from BCD to binary, or visa—versa.

Hexadecimal Numbers

Hexadecimal numbers are similar to BCD numbers, except they utilize all possible binary values in each 4-bit digit. They are base-16 numbers so we need 16 different digits. To extend our decimal digits 0 through 9, we use A through F as shown.

Decimal 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Hexadecimal 0 1 2 3 4 5 6 7 8 9 A B C D E F

A 4-digit hexadecimal number can represent all 65536 values in a V-memory word. The range is from 0000 to FFFF (hex). PLCs often need this full range for sensor data, etc. Hexadecimal is a convenient way for humans to view full binary data.


Hexadecimal number A				7					F					4				
V-memory storage	1	0	1	0	0	1	1	1		1	1	1	1		0	1	0	0

Memory Map

With any PLC system, you generally have many different types of information to process. This includes input device status, output device status, various timing elements, parts counts, etc. It is important to understand how the system represents and stores the various types of data. For example, you need to know how the system identifies input points, output points, data words, etc. The following paragraphs discuss the various memory types used in the DL205 CPUs. A memory map overview for the DL230, DL240, DL250–1 and DL260 CPUs follows the memory descriptions.


Octal Numbering System

All memory locations or areas are numbered in Octal (base 8). For example, the diagram shows how the octal numbering system works for the discrete input points. Notice the octal system does not contain any numbers with the digits 8 or 9.



Discrete and Word Locations

As you examine the different memory types, you'll notice two types of memory in the DL205, discrete and word memory. Discrete memory is one bit that can be either a 1 or a 0. Word memory is referred to as V memory (variable) and is a 16-bit location normally used to manipulate data/numbers, store data/numbers, etc. Some information is automatically stored in V memory. For example, the timer current values are stored in V memory.




Word Locations – 16 bits

0 1 0 1 0 0 0 0 0 0 1 0 0 1 0 1

V-Memory Locations for Discrete Memory Areas

The discrete memory area is for inputs, outputs, control relays, special relays, stages, timer status bits and counter status bits. However, you can also access the bit data types as a V-memory word. Each V-memory location contains 16 consecutive discrete locations. For example, the following diagram shows how the X input points are mapped into V-memory locations.



These discrete memory areas and their corresponding V memory ranges are listed in the memory area table for the DL230, DL240, DL250–1 and DL260 CPUs in this chapter.

Input Points (X Data Type)

The discrete input points are noted by an X data type. There are up to 512 discrete input points available with the DL205 CPUs. In this example, the output point Y0 will be turned on when input X0 energizes.

X0 Y0 OUT)

Output Points (Y Data Type)


The discrete output points are noted by a Y data type. There are up to 512 discrete output points available with the DL205 CPUs. In this example, output point Y1 will turn on when input X1 energizes.



Control Relays (C Data Type)

Control relays are discrete bits normally used to control the user program. The control relays do not represent a real world device, that is, they cannot be physically tied to switches, output coils, etc. They are internal to the CPU. Control relays can be programmed as discrete inputs or discrete outputs. These locations are used in programming the discrete memory locations (C) or the corresponding word location which has 16 consecutive discrete locations.


In this example, memory location C5 will energize when input X10 turns on. The second rung shows a simple example of how to use a control relay as an input.



Timers and Timer Status Bits (T Data type)

The amount of timers available depends on the model of CPU you are using. The tables at the end of this section provide the number of timers for the DL230. and DL240, D2-250-1 DL260. Regardless of the number of timers, you have access to timer status bits that reflect the relationship between the current value and the preset value of a specified timer. The timer status bit will be on when the current value is equal or greater than the preset value of a corresponding timer.


When input X0 turns on, timer T1 will start. When the timer reaches the preset of 3 seconds (K of 30) timer status contact T1 turns on. When T1 turns on, output Y12 turns on.



Timer Current Values (V Data Type)


Some information is automatically stored in V memory, such as the current values associated with timers. For example, V0 holds the current value for Timer 0, V1 holds the current value for Timer 1, etc. These are 4-digit BCD values.

The primary reason for this is programming flexibility. The example shows how you can use relational contacts to monitor several time intervals from a single timer.



Counters and Counter Status Bits (CT Data type)

You have access to counter status bits that reflect the relationship between the current value and the preset value of a specified counter. The counter status bit will be on when the current value is equal or greater than the preset value of a corresponding counter.



Each time contact X0 transitions from off to on, the counter increments by one. (If X1 comes on, the counter is reset to zero.) When the counter reaches the preset of 10 counts (K of 10) counter status contact CT3 turns on. When CT3 turns on, output Y12 turns on.

Counter Current Values (V Data Type)


Just like the timers, the counter current values are also automatically stored in V memory. For example, V1000 holds the current value for Counter CT0, V1001 holds the current value for Counter CT1, etc. These are 4-digit BCD values.

The primary reason for this is programming flexibility. The example shows how you can use relational contacts to monitor the counter values.


Word Memory (V Data Type)

Word memory is referred to as V memory (variable) and is a 16-bit location normally used to manipulate data/numbers, store data/numbers, etc. Some information is automatically stored in V memory. For example, the timer current values are stored in V memory.

The example shows how a four-digit BCD constant is loaded into the accumulator and then stored in a V-memory location.



Word Locations - 16 bits



Stages (S Data type)

Stages are used in RLL PLUS programs to create a structured program, similar to a flowchart. Each program stage denotes a program segment. When the program segment, or stage, is active, the logic within that segment is executed. If the stage is off, or inactive, the logic is not executed and the CPU skips to the next active stage. (See Chapter 6 for a more detailed description of RLL PLUS programming.)

Each stage also has a discrete status bit that can be used as an input to indicate whether the stage is active or inactive. If the stage is active, then the status bit is on. If the stage is inactive, then the status bit is off. This status bit can also be turned on or off by other instructions, such as the SET or RESET instructions. This allows you to easily control stages throughout the program.

Special Relays (SP Data Type)

Special relays are discrete memory locations with pre-defined functionality. There are many different types of special relays. For example, some aid in program development, others provide system operating status information, etc. Appendix D provides a complete listing of the special relays.


In this example, control relay C10 will energize for 50 ms and de-energize for 50 ms because SP5 is a pre-defined relay that will be on for 50 ms and off for 50 ms.

Remote I/O Points (GX Data Type)

Remote I/O points are represented by global relays. They are generally used only to control remote I/O, but they can be used as normal control relays when remote I/O is not used in the system.

In this example, memory location GX0 represents an output point and memory location GX10 represents an input point.

Ladder Representation





SP4: 1 second clock SP5: 100 ms clock SP6: 50 ms clock

DL230 System V-memory

System V-memory	Description of Contents	Default Values / Ranges
V2320-V2377	The default location for multiple preset values for the UP counter.	N/A
V7620-V7627	Locations for DV-1000 operator interface parameters	
V7620	Sets the V-memory location that contains the value.	V0 – V2377
V7621	Sets the V-memory location that contains the message.	V0 – V2377
V7622	Sets the total number $(1 - 16)$ of V-memory locations to be displayed.	1 – 16
V7623	Sets the V-memory location that contains the numbers to be displayed.	V0 – V2377
V7624	Sets the V-memory location that contains the character code to be displayed.	V0 – V2377
V7625	Contains the function number that can be assigned to each key.	V-memory location for X, Y, or C points used.
V7626	Power Up mode change preset value password.	0,1,2,3,12
V7627	Reserved for future use.	Default = 0000
V7630	Starting location for the multi–step presets for channel 1. The default value is 2320, which indicates the first value should be obtained from V2320. Since there are 24 presets available, the default range is V2320 – V2377. You can change the starting point if necessary.	Default: V2320 Range: V0 – V2320
V7631-V7632	Not used	N/A
V7633	Sets the desired function code for the high speed counter, interrupt, pulse catch, pulse train, and input filter. Location is also used for setting the with/without battery option, enable/disable CPU mode change, and power-up in Run Mode option.	Default: 0000 Lower Byte Range: Range: 0 - None 10 - Up 40 - Interrupt 50 - Pulse Catch 60 - Filtered discrete In. Upper Byte Range: Bits 8 - 11, 14,15: Unused Bit 12: With Batt. installed: 0 = disable BATT LED 1 = enable BATT LED Bit 13: Power-up in Run
V7634	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X0 (when D2–CTRINT is installed).	Default: 0000
V7635	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X1 (when D2–CTRINT is installed).	Default: 0000
V7636	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X2 (when D2–CTRINT is installed).	Default: 0000
V7637	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X3 (when D2–CTRINT is installed).	Default: 0000
V7640-V7647	Not used	N/A
V7751	Fault Message Error Code — stores the 4-digit code used with the FAULT instruction when the instruction is executed.	N/A

System V-memory	Description of Contents	Default Values / Ranges
V7752	I/O Configuration Error — stores the module ID code for the module that does not match the current configuration.	N/A
V7753	I/O Configuration Error — stores the correct module ID code.	-
V7754	I/O Configuration Error — identifies the base and slot number.	-
V7755	Error code — stores the fatal error code.	N/A
V7756	Error code — stores the major error code.	N/A
V7757	Error code — stores the minor error code.	
V7760-V7764	Module Error — stores the slot number and error code where an I/O error occurs.	
V7765	Scan — stores the total number of scan cycles that have occurred since the last Program Mode to Run Mode transition.	
V7666-V7774	Not used	N/A
V7775	Scan — stores the current scan time (milliseconds).	N/A
V7776	Scan — stores the minimum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds).	N/A
V7777	Scan — stores the maximum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds).	N/A

DL240 System V-memory

System V-memory	Description of Contents	Default Values / Ranges
V3630-V3707	The default location for multiple preset values for UP/DWN and UP counter 1 or pulse output function.	N/A
V3710-V3767	The default location for multiple preset values for UP/DWN and UP counter 2.	N/A
V3770-V3773	Not used	N/A
V3774–V3777	Default locations for analog potentiometer data (channels 1–4, respectively).	Range: 0 - 9999
V7620-V7627	Locations for DV-1000 operator interface parameters	
V7620	Sets the V-memory location that contains the value.	V0 – V3760
V7621	Sets the V-memory location that contains the message.	V0 – V3760
V7622	Sets the total number $(1 - 16)$ of V-memory locations to be displayed.	1 – 16
V7623	Sets the V-memory location that contains the numbers to be displayed.	V0 – V3760
V7624	Sets the V-memory location that contains the character code to be displayed.	V0 – V3760
V7625 V7626	Contains the function number that can be assigned to each key. Power Up Mode.	V-memory location for X, Y, or C points used.
V7627	Change Preset Value Password.	0,1,2,3,12
77027	Change Freed Faceword.	Default=0000
V7630	Starting location for the multi–step presets for channel 1. Since there are 24 presets available, the default range is V3630 – V3707. You can change the starting point if necessary.	Default: V3630 Range: V0 – V3707
V7631	Starting location for the multi–step presets for channel 2. Since there are 24 presets available, the default range is V3710– 3767. You can change the starting point if necessary.	Default: V3710 Range: V0 – V3710
V7632	Contains the baud rate setting for Port 2. you can use AUX 56 (from the Handheld Programmer) or, use DirectSOFT to set the port parameters if 9600 baud is unacceptable. Also allows you to set a delay time between the assertion of the RTS signal and the transmission of data. This is useful for radio modems that require a key-up delay before data is transmitted.	Default: 2 – 9600 baud Lower Byte = Baud Rate Lower Byte Range: 00 = 300 01 = 1200 02 = 9600 03 = 19.2K
	e.g. a value of 0302 sets 10ms Turnaround Delay (TAD) and 9600 baud.	Upper Byte = Time Delay Upper Byte Range: 01 = 2ms 02 = 5ms 03 = 10ms 04 = 20ms 05 = 50ms 06 = 100ms 07 = 500ms

System V-memory	Description of Contents	Default Values / Ranges
V7633	Sets the desired function code for the high speed counter, interrupt, pulse catch, pulse train, and input filter. Location is also used for setting the with/without battery option, enable/disable CPU mode change.	Default: 0000 Lower Byte Range: 0 – None 10 – Up 20 – Up/Dwn. 30 – Pulse Out 40 – Interrupt 50 – Pulse Catch 60 – Filtered Dis.
		Upper Byte Range: Bits 8 – 11, 13, 15 Unused Bit 12: With Batt. installed: 0 = disable BATT LED 1 = enable BATT LED Bit 14: Mode chg. enable (K-sequence only)
V7634	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X0 (when D2–CTRINT is installed).	Default: 0000
V7635	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X1 (when D2–CTRINT is installed).	Default: 0000
V7636	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X2 (when D2–CTRINT is installed).	Default: 0000
V7637	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X3 (when D2–CTRINT is installed).	Default: 0000
V7640-V7641	Location for setting the lower and upper limits for the CH1 analog pot.	Default: 0000 Range: 0 – 9999
V7642-V7643	Location for setting the lower and upper limits for the CH2 analog pot.	Default: 0000 Range: 0 – 9999
V7644-V7645	Location for setting the lower and upper limits for the CH3 analog pot.	Default: 0000 Range: 0 – 9999
V7646-V7647	Location for setting the lower and upper limits for the CH4 analog pot.	Default: 0000 Range: 0 – 9999
V7650-V7737	Locations reserved for set up information used with future options (remote I/O a	and data communications)
V7720-V7722	Locations for DV–1000 operator interface parameters.	
V7720	Titled Timer preset value pointer	V0-V3760
V7721	Title Counter preset value pointer	V0-V3760
V7722	HiByte-Titled Timer preset block size, LoByte-Titled Counter preset block size	1–99
V7746	Location contains the battery voltage, accurate to 0.1V. For example, a value o	f 32 indicates 3.2 volts.
V7747	Location contains a 10ms counter. This location increments once every 10ms.	
V7751	Fault Message Error Code — stores the 4-digit code used with the FAULT instruction when the instruction is executed. If you've used ASCII messages (DL240 only) then the data label (DLBL) reference number for that message is stored here.	
V7752	I/O configuration Error — stores the module ID code for the module that does n	not match the current config.

System V-memory	Description of Contents
V7753	I/O Configuration Error — stores the correct module ID code.
V7754	I/O Configuration Error — identifies the base and slot number.
V7755	Error code — stores the fatal error code.
V7756	Error code — stores the major error code.
V7757	Error code — stores the minor error code.
V7760-V7764	Module Error — stores the slot number and error code where an I/O error occurs.
V7765	Scan—stores the number of scan cycles that have occurred since the last Program to Run Mode transition.
V7766	Contains the number of seconds on the clock. (00 to 59).
V7767	Contains the number of minutes on the clock. (00 to 59).
V7770	Contains the number of hours on the clock. (00 to 23).
V7771	Contains the day of the week. (Mon, Tue, etc.).
V7772	Contains the day of the month (1st, 2nd, etc.).
V7773	Contains the month. (01 to 12)
V7774	Contains the year. (00 to 99)
V7775	Scan — stores the current scan time (milliseconds).
V7776	Scan — stores the minimum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds).
V7777	Scan — stores the maximum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds).

DL250-1 System V-memory (applies to DL250)

System V-memory	Description of Contents	Default Values / Ranges
V3630-V3707	The default location for multiple preset values for UP/DWN and UP counter 1 or pulse output function.	N/A
V3710-V3767	The default location for multiple preset values for UP/DWN and UP counter 2.	N/A
V3770-V3777	Not used	N/A
V7620-V7627	Locations for DV–1000 operator interface parameters	
V7620	Sets the V-memory location that contains the value.	V0 – V3760
V7621	Sets the V-memory location that contains the message.	V0 – V3760
V7622	Sets the total number $(1 - 32)$ of V-memory locations to be displayed.	1 – 32
V7623	Sets the V-memory location that contains the numbers to be displayed.	V0 – V3760
V7624	Sets the V-memory location that contains the character code to be displayed.	V0 – V3760
V7625	Contains the function number that can be assigned to each key.	V-memory for X, Y, or C
V7626	Sets the power up mode.	0,1,2,3,12
V7627	Change Preset Value password.	Default=0000
V7630	Starting location for the multi–step presets for channel 1. Since there are 24 presets available, the default range is V3630 – V3707. You can change the starting point if necessary.	Default: V3630 Range: V0 – V3710
V7631	Starting location for the multi–step presets for channel 2. Since there are 24 presets available, the default range is V3710– 3767. You can change the starting point if necessary.	Default: V3710 Range: V0 – V3710
V7632	Reserved	
V7633	Sets the desired function code for the high speed counter, interrupt, pulse catch, pulse train, and input filter. Location is also used for setting the with/without battery option, enable/disable CPU mode change.	Default: 0060 Lower Byte Range: Range: 0 - None 10 - Up 20 - Up/Dwn. 30 - Pulse Out 40 - Interrupt 50 - Pulse Catch 60 - Filtered Dis. Upper Byte Range: Bits 8 - 11, 13-15 Unused Bit 12: With Batt. installed: 0 = disable BATT LED 1 = enable BATT LED
V7634	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X0 (when D2–CTRINT is installed).	Default: 1006
V7635	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X1 (when D2–CTRINT is installed).	Default: 1006
V7636	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X2 (when D2–CTRINT is installed).	Default: 1006

System V-memory	Description of Contents	Default Values / Ranges
V7637	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X3 (when D2–CTRINT is installed).	Default: 1006
V7640	Loop Table Beginning address	V1400-V7340 V10000-V17740
V7641	Number of Loops Enabled	1–4
V7642	Error Code – V–memory Error Location for Loop Table	
V7643-V7647	Reserved	
V7650	Port 2 End-code setting Setting (AS5A), Nonprocedure communications star	t.
V7651	Port 2 Data format –Non–procedure communications format setting.	
V7652	Port 2 Format Type setting – Non–procedure communications type code sett	ing.
V7653	Port 2 Terminate—code setting — Non—procedure communications Termination code setting.	
V7654	Port 2 Store v–mem address – Non–procedure communication data store V–Memory address.	
V7655	Port 2 Setup area –0–7 Comm protocol (flag 0) 8–15 Comm time out/response delay time (flag 1)	
V7656	Port 2 Setup area – 0–15 Communication (flag2, flag 3)	
V7657	Port 2: Setup completion code	
V7660-V7717	Set-up Information – Locations reserved for set up information used with futu	ure options.
V7720-V7722	Locations for DV–1000 operator interface parameters. Titled Timer preset value pointer Title Counter preset value pointer	
V7720		
V7721		
V7722	HiByte-Titled Timer preset block size, LoByte-Titled Counter preset block size	Э
V7740	Port 2 Communication Auto Reset Timer setup	
V7741	Output Hold or reset setting: Expansion bases 1 and 2 (DL250-1)	
V7747	Location contains a 10ms counter. This location increments once every 10ms.	
V7750	Reserved	
V7751	Fault Message Error Code — stores the 4-digit code used with the FAULT instruction when the instruction is executed. If you've used ASCII messages (DL240 only) then the data label (DLBL) reference number for that message is stored here.	
V7752	I/O configuration Error — stores the module ID code for the module that does configuration.	s not match the current
V7753	I/O Configuration Error — stores the correct module ID code.	
V7754	I/O Configuration Error — identifies the base and slot number.	
V7755	Error code — stores the fatal error code.	
V7756	Error code — stores the major error code.	
V7757	Error code — stores the minor error code.	
V7760-V7764	Module Error — stores the slot number and error code where an I/O error oc	
V7765	Scan — stores the total number of scan cycles that have occurred since the last Program Mode to Run Mode transition.	

System V-memory	Description of Contents
V7766	Contains the number of seconds on the clock. (00 to 59).
V7767	Contains the number of minutes on the clock. (00 to 59).
V7770	Contains the number of hours on the clock. (00 to 23).
V7771	Contains the day of the week. (Mon, Tue, etc.).
V7772	Contains the day of the month (1st, 2nd, etc.).
V7773	Contains the month. (01 to 12)
V7774	Contains the year. (00 to 99)
V7775	Scan — stores the current scan time (milliseconds).
V7776	Scan — stores the minimum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds).
V7777	Scan — stores the maximum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds).
V36000-36027	Analog pointer method for expansion base 1 (DL250-1)
V36100-36127	Analog pointer method for expansion base 2 (DL250–1)

The following system control relays are used for Koyo Remote I/O setup on Communications Port 2.

System CRs	Description of Contents	
C740	Completion of setups – ladder logic must turn this relay on when it has finished writing to the Remote I/O setup table	
C741	Erase received data – turning on this flag will erase the received data during a communication error.	
C743	Re-start – Turning on this relay will resume after a communications hang-up on an error.	
C750 to C757	Setup Error – The corresponding relay will be ON if the setup table contains an error (C750 = master, C751 = slave 1 C757=slave 7	
C760 to C767	Communications Ready – The corresponding relay will be ON if the setup table data isvalid (C760 = master, C761 = slave 1 C767=slave 7	

DL260 System V-memory

System V-memory	Description of Contents	Default Values / Ranges
V3630-V3707	The default location for multiple preset values for UP/DWN and UP counter 1 or pulse output function.	N/A
V3710-V3767	The default location for multiple preset values for UP/DWN and UP counter 2.	N/A
V3770-V3777	Not used	N/A
V7620-V7627	Locations for DV-1000 operator interface parameters	
V7620	Sets the V-memory location that contains the value.	V0 – V3760
V7621	Sets the V-memory location that contains the message.	V0 – V3760
V7622	Sets the total number $(1 - 32)$ of V-memory locations to be displayed.	1 – 32
V7623	Sets the V-memory location that contains the numbers to be displayed.	V0 – V3760
V7624	Sets the V-memory location that contains the character code to be displayed.	V0 – V3760
V7625	Contains the function number that can be assigned to each key.	V-memory for X, Y, or C
V7626	Sets the power up mode.	0,1,2,3,12
V7627	Change Preset Value password.	Default=0000
V7630	Starting location for the multi–step presets for channel 1. Since there are 24 presets available, the default range is V3630 – V3707. You can change the starting point if necessary.	Default: V3630 Range: V0 – V3710
V7631	Starting location for the multi–step presets for channel 2. Since there are 24 presets available, the default range is V3710– 3767. You can change the starting point if necessary.	Default: V3710 Range: V0 – V3710
V7632	Reserved	
V7633	Sets the desired function code for the high speed counter, interrupt, pulse catch, pulse train, and input filter. Location is also used for setting the with/without battery option, enable/disable CPU mode change.	Default: 0060 Lower Byte Range: Range: 0 – None 10 – Up 20 – Up/Dwn. 30 – Pulse Out 40 – Interrupt 50 – Pulse Catch 60 – Filtered Dis. Upper Byte Range: Bits 8 – 11, 13–15 Upused
V7634	Contains set up information for high speed counter, interrupt, pulse catch,	Bits 8 – 11, 13–15 Unused Bit 12: With Batt. installed: 0 = disable BATT LED 1 = enable BATT LED Default: 1006
	pulse train output, and input filter for X0 (when D2–CTRINT is installed).	25.441. 1000
V7635	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X1 (when D2–CTRINT is installed).	Default: 1006
V7636	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X2 (when D2–CTRINT is installed).	Default: 1006

System V-memory	Description of Contents	Default Values / Ranges
V7637	Contains set up information for high speed counter, interrupt, pulse catch, pulse train output, and input filter for X3 (when D2–CTRINT is installed).	Default: 1006
V7640	PID Loop Table Beginning address	V400–640 V1400–V7340 V10000–V35740
V7641	Number of Loops Enabled	1–16
V7642	Error Code – V–memory Error Location for Loop Table	1
V7643-V7647	Reserved	
V7650	Port 2 End-code setting Setting (AS5A), Nonprocedure communications start.	
V7651	Port 2 Data format –Non–procedure communications format setting.	
V7652	Port 2 Format Type setting – Non–procedure communications type code setting	g.
V7653	Port 2 Terminate-code setting - Non-procedure communications Termination	code setting.
V7654	Port 2 Store v–mem address – Non–procedure communication data store V–M	emory address.
V7655	Port 2 Setup area –0–7 Comm protocol (flag 0) 8–15 Comm time out/response	e delay time (flag 1)
V7656	Port 2 Setup area – 0–15 Communication (flag2, flag 3)	
V7657	Port 2: Setup completion code	
V7660-V7717	Set-up Information – Locations reserved for set up information used with future options.	
V7720-V7722	Locations for DV–1000 operator interface parameters.	
V7720	Titled Timer preset value pointer	
V7721	Title Counter preset value pointer	
V7722	HiByte-Titled Timer preset block size, LoByte-Titled Counter preset block size	
V7740	Port 2 Communication Auto Reset Timer setup	
V7741	Output Hold or reset setting: Expansion bases 1 and 2	
V7742	Output Hold or reset setting: Expansion bases 3 and 4	
V7747	Location contains a 10ms counter. This location increments once every 10ms.	
V7750	Reserved	
V7751	Fault Message Error Code — stores the 4-digit code used with the FAULT instruction when the instruction is executed. If you've used ASCII messages (DL240 only) then the data label (DLBL) reference number for that message is stored here.	
V7752	I/O configuration Error — stores the module ID code for the module that does r configuration.	not match the current
V7753	I/O Configuration Error — stores the correct module ID code.	
V7754	I/O Configuration Error — identifies the base and slot number.	
V7755	Error code — stores the fatal error code.	
V7756	Error code — stores the major error code.	
V7757	Error code — stores the minor error code.	
V7763-V7764	Module Error — stores the slot number and error code where an I/O error occu	
V7765	Scan — stores the total number of scan cycles that have occurred since the las Mode transition.	st Program Mode to Run

System V-memory	Description of Contents
V7766	Contains the number of seconds on the clock. (00 to 59).
V7767	Contains the number of minutes on the clock. (00 to 59).
V7770	Contains the number of hours on the clock. (00 to 23).
V7771	Contains the day of the week. (Mon, Tue, etc.).
V7772	Contains the day of the month (1st, 2nd, etc.).
V7773	Contains the month. (01 to 12)
V7774	Contains the year. (00 to 99)
V7775	Scan — stores the current scan time (milliseconds).
V7776	Scan — stores the minimum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds).
V7777	Scan — stores the maximum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds).
V36000-36027	Analog pointer method for expansion base 1
V36100-36127	Analog pointer method for expansion base 2
V36200-36227	Analog pointer method for expansion base 3
V36300-36327	Analog pointer method for expansion base 4
V37700-37737	Port 2: Setup register for Koyo Remote I/O

The following system control relays are used for Koyo Remote I/O setup on Communications Port 2.

System CRs	Description of Contents
C740	Completion of setups – ladder logic must turn this relay on when it has finished writing to the Remote I/O setup table
C741	Erase received data – turning on this flag will erase the received data during a communication error.
C743	Re-start – Turning on this relay will resume after a communications hang-up on an error.
C750 to C757	Setup Error – The corresponding relay will be ON if the setup table contains an error (C750 = master, C751 = slave 1 C757=slave 7
C760 to C767	Communications Ready – The corresponding relay will be ON if the setup table data isvalid (C760 = master, C761 = slave 1 C767=slave 7

DL230 Memory Map

Memory Type	Discrete Memory Reference (octal)	Word Memory Reference (octal)	Qty. Decimal	Symbol
Input Points	X0 – X177	V40400 – V40407	128 ¹	xo — —
Output Points	Y0 – Y177	V40500 – V40507	128 ¹	
Control Relays	C0 – C377	V40600 – V40617	256	C0 C0 —————————————————————————————————
Special Relays	SP0 – SP117 SP540 – SP577	V41200 – V41204 V41226 – V41227	112	SP0
Timers	T0 – T77		64	TMR T0 K100
Timer Current Values	None	V0 – V77	64	≥ K100
Timer Status Bits	T0 – T77	V41100 – V41103	64	T0 — —
Counters	CT0 – CT77		64	CNTCT0 K10
Counter Current Values	None	V1000 – V1077	64	V1000 ≥
Counter Status Bits	CT0 – CT77	V41140 – V41143	64	СТ0 — —
Data Words	None	V2000 – V2377	256	None specific, used with many instructions
Data Words Non-volatile	None	V4000 – V4177	128	None specific, used with many instructions
Stages	S0 – S377	V41000 – V41017	256	SG S 001 S0
System parameters	None	V7620 – V7647 V7750–V7777	48	None specific, used for various purposes

^{1 –} The DL230 systems are limited to 256 discrete I/O points (total) with the present system hardware available. These can be mixed between input and output points as necessary.

DL240 Memory Map

Memory Type	Discrete Memory Reference (octal)	Word Memory Reference (octal)	Qty. Decimal	Symbol
Input Points	X0 – X477	V40400 – V40423	3201	xo — —
Output Points	Y0 – Y477	V40500 – V40523	3201	Y0 —()—
Control Relays	C0 – C377	V40600 – V40617	256	C0 C0 ——————————————————————————————————
Special Relays	SP0 – SP137 SP540 – SP617	V41200 – V41205 V41226 – V41230	144	SP0 — —
Timers	T0 – T177		128	TMR T0 K100
Timer Current Values	None	V0 – V177	128	≥ K100
Timer Status Bits	T0 – T177	V41100 – V41107	128	T0 — —
Counters	CT0 – CT177		128	CNT_CT0 K10
Counter Current Values	None	V1000 – V1177	128	V1000 K100 — ≥
Counter Status Bits	CT0 – CT177	V41140 – V41147	128	СТ0 — —
Data Words	None	V2000 – V3777	1024	None specific, used with many instructions
Data Words Non-volatile	None	V4000 – V4377	256	None specific, used with many instructions
Stages	S0 – S777	V41000 – V41037	512	SG S 001 S0
System parameters	None	V7620 – V7737 V7746–V7777	106	None specific, used for various purposes

^{1 –} The DL240 systems are limited to 256 discrete I/O points (total) with the present system hardware available. These can be mixed between input and output points as necessary.

DL250-1 Memory Map

This memory map applies to the DL250 as well.

Memory Type	Discrete Memory Reference (octal)	Word Memory Reference (octal)	Qty. Decimal	Symbol
Input Points	X0 – X777	V40400 – V40437	512	
Output Points	Y0 – Y777	V40500 – V40537	512	Y0 —()—
Control Relays	C0 – C1777	V40600 – V40677	1024	C0 C0 —
Special Relays	SP0 – SP777	V41200 – V41237	512	SP0 — — —
Timers	T0 – T377	V41100 – V41117	256	TMR T0 K100
Timer Current Values	None	V0 – V377	256	≥ K100
Timer Status Bits	T0 – T377	V41100 – V41117	256	T0 ————————————————————————————————————
Counters	CT0 – CT177	V41140 – V41147	128	CNTCT0 K10
Counter Current Values	None	V1000 – V1177	128	V1000 K100 —— ≥
Counter Status Bits	CT0 – CT177	V41140 – V41147	128	СТ0 — —
Data Words	None	V1400 – V7377 V10000–V17777	7168	None specific, used with many instructions
Stages	S0 – S1777	V41000 – V41077	1024	SGS001
System parameters	None	V7400-V7777 V36000-V37777	768	None specific, used for various purposes

DL260 Memory Map

Memory Type	Discrete Memory Reference (octal)	Word Memory Reference (octal)	Qty. Decimal	Symbol
Input Points	X0 – X1777	V40400 – V40477	1024	хо — —
Output Points	Y0 – Y1777	V40500 – V40577	1024	Y0 —()—
Control Relays	C0 – C3777	V40600 – V40777	2048	C0 C0 ——————————————————————————————————
Special Relays	SP0 - SP777	V41200 – V41237	512	SP0 — — —
Timers	T0 – T377	V41100 – V41117	256	TMR T0 K100
Timer Current Values	None	V0 – V377	256	≥ K100
Timer Status Bits	T0 – T377	V41100 – V41117	256	то — —
Counters	CT0 – CT377	V41140 – V41157	256	CNT_CT0 K10
Counter Current Values	None	V1000 – V1377	256	V1000 K100 —— ≥
Counter Status Bits	CT0 – CT377	V41140 – V41157	256	СТ0 — —
Data Words	None	V400 – V777 V1400 – V7377 V10000–V35777	14.6K	None specific, used with many instructions
Stages	S0 – S1777	V41000 – V41077	1024	SG S 001 S0 — —
Remote Input and Output Points	GX0 – GX3777 GY0 – GY3777	V40000 – V40177 V40200–V40377	2048 2048	GX0 GY0
System parameters	None	V7600-V7777 V36000-V37777	1.2K	None specific, used for various purposes

X Input / Y Output Bit Map

This table provides a listing of the individual Input points associated with each V-memory address bit for the DL230, DL240, and DL250–1 and DL260 CPUs. The DL250–1 ranges apply to the DL250.

DL230, DL240, and DL250–1 and DL260 CPUs. The DL250–1 ranges apply to the DL250. MSB DL230 / DL240 / DL250–1 / DL260 Input (X) and Output (Y) Points LSB X Input Y Output																	
MSB		DI	L230 /	DL240	/ DL2	50–1 /	DL26) Input	t (X) aı	nd Out	put (Y) Poin	ts	L	SB	X Input	Y Output
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address	Address
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V40400	V40500
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V40401	V40501
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V40402	V40502
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V40403	V40503
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V40404	V40504
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V40405	V40505
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V40406	V40506
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V40407	V40507
MSB			DL2	40 / DI	_250 _1	I / DL2	260 Inp	out (X)	and O	utput	(Y) Po	ints		L	_SB		
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V40410	V40510
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V40411	V40511
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V40412	V40512
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V40413	V40513
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V40414	V40514
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V40415	V40515
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V40416	V40516
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V40417	V40517
417	416	415	414	413	412	411	410	407	406	405	404	403	402	401	400	V40420	V40520
437	436	435	434	433	432	431	430	427	426	425	424	423	422	421	420	V40421	V40521
457	456	455	454	453	452	451	450	447	446	445	444	443	442	441	440	V40422	V40522
477	476	475	474	473	472	471	470	467	466	465	464	463	462	461	460	V40423	V40523
MSB			DL25	0–1 / C	L260	Additi	onal Ir	put (X	() and	Outpu	t (Y) P	oints		L	SB		
517	516	515	514	513	512	511	510	507	506	505	504	503	502	501	500	V40424	V40524
537	536	535	534	533	532	531	530	527	526	525	524	523	522	521	520	V40425	V40525
557	556	555	554	553	552	551	550	547	546	545	544	543	542	541	540	V40426	V40526
577	576	575	574	573	572	571	570	567	566	565	564	563	562	561	560	V40427	V40527
617	616	615	614	613	612	611	610	607	606	605	604	603	602	601	600	V40430	V40530
637	636	635	634	633	632	631	630	627	626	625	624	623	622	621	620	V40431	V40531
657	656	655	654	653	652	651	650	647	646	645	644	643	642	641	640	V40432	V40532
677	676	675	674	673	672	671	670	667	666	665	664	663	662	661	660	V40433	V40533
717	716	715	714	713	712	711	710	707	706	705	704	703	702	701	700	V40434	V40534
737	736	735	734	733	732	731	730	727	726	725	724	723	722	721	720	V40435	V40535
757	756	755	754	753	752	751	750	747	746	745	744	743	742	741	740	V40436	V40536
777	776	775	774	773	772	771	770	767	766	765	764	763	762	761	760	V40437	V40537
	_	_		_			_				_			_			

MSB		D	L260	Addit	ional	Input	(X) aı	nd Ou	tput (Y) Po	ints (d	cont'd	l)	L	_SB	X Input	Y Output
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address	Address
1017	1016	1015	1014	1013	1012	1011	1010	1007	1006	1005	1004	1003	1002	1001	1000	V40440	V40540
1037	1036	1035	1034	1033	1032	1031	1030	1027	1026	1025	1024	1023	1022	1021	1020	V40441	V40541
1057	1056	1055	1054	1053	1052	1051	1050	1047	1046	1045	1044	1043	1042	1041	1040	V40442	V40542
1077	1076	1075	1074	1073	1072	1071	1070	1067	1066	1065	1064	1063	1062	1061	1060	V40443	V40543
1117	1116	1115	1114	1113	1112	1111	1110	1107	1106	1105	1104	1103	1102	1101	1100	V40444	V40544
1137	1136	1135	1134	1133	1132	1131	1130	1127	1126	1125	1124	1123	1122	1121	1120	V40445	V40545
1157	1156	1155	1154	1153	1152	1151	1150	1147	1146	1145	1144	1143	1142	1141	1140	V40446	V40546
1177	1176	1175	1174	1173	1172	1171	1170	1167	1166	1165	1164	1163	1162	1161	1160	V40447	V40547
1217	1216	1215	1214	1213	1212	1211	1210	1207	1206	1205	1204	1203	1202	1201	1200	V40450	V40550
1237	1236	1235	1234	1233	1232	1231	1230	1227	1226	1225	1224	1223	1222	1221	1220	V40451	V40551
1257	1256	1255	1254	1253	1252	1251	1250	1247	1246	1245	1244	1243	1242	1241	1240	V40452	V40552
1277	1276	1275	1274	1273	1272	1271	1270	1267	1266	1265	1264	1263	1262	1261	1260	V40453	V40553
1317	1316	1315	1314	1313	1312	1311	1310	1307	1306	1305	1304	1303	1302	1301	1300	V40454	V40554
1337	1336	1335	1334	1333	1332	1331	1330	1327	1326	1325	1324	1323	1322	1321	1320	V40455	V40555
1357	1356	1355	1354	1353	1352	1351	1350	1347	1346	1345	1344	1343	1342	1341	1340	V40456	V40556
1377	1376	1375	1374	1373	1372	1371	1370	1367	1366	1365	1364	1363	1362	1361	1360	V40457	V40557
1417	1416	1415	1414	1413	1412	1411	1410	1407	1406	1405	1404	1403	1402	1401	1400	V40460	V40560
1437	1436	1435	1434	1433	1432	1431	1430	1427	1426	1425	1424	1423	1422	1421	1420	V40461	V40561
1457	1456	1455	1454	1453	1452	1451	1450	1447	1446	1445	1444	1443	1442	1441	1440	V40462	V40562
1477	1476	1475	1474	1473	1472	1471	1470	1467	1466	1465	1464	1463	1462	1461	1460	V40463	V40563
1517	1516	1515	1514	1513	1512	1511	1510	1507	1506	1505	1504	1503	1502	1501	1500	V40464	V40564
1537	1536	1535	1534	1533	1532	1531	1530	1527	1526	1525	1524	1523	1522	1521	1520	V40465	V40565
1557	1556	1555	1554	1553	1552	1551	1550	1547	1546	1545	1544	1543	1542	1541	1540	V40466	V40566
1577	1576	1575	1574	1573	1572	1571	1570	1567	1566	1565	1564	1563	1562	1561	1560	V40467	V40567
1617	1616	1615	1614	1613	1612	1611	1610	1607	1606	1605	1604	1603	1602	1601	1600	V40470	V40570
1637	1636	1635	1634	1633	1632	1631	1630	1627	1626	1625	1624	1623	1622	1621	1620	V40471	V40571
1657	1656	1655	1654	1653	1652	1651	1650	1647	1646	1645	1644	1643	1642	1641	1640	V40472	V40572
1677	1676	1675	1674	1673	1672	1671	1670	1667	1666	1665	1664	1663	1662	1661	1660	V40473	V40573
1717	1716	1715	1714	1713	1712	1711	1710	1707	1706	1705	1704	1703	1702	1701	1700	V40474	V40574
1737	1736	1735	1734	1733	1732	1731	1730	1727	1726	1725	1724	1723	1722	1721	1720	V40475	V40575
																V40475 V40476	V40575 V40576
1757	1756	1755	1754	1753	1752	1751	1750	1747	1746	1745	1744	1743	1742	1741	1740		
1777	1776	1775	1774	1773	1772	1771	1770	1767	1766	1765	1764	1763	1762	1761	1760	V40477	V40577

Control Relay Bit Map

This table provides a listing of the individual control relays associated with each V-memory address bit.

MSB	SB DL230 / DL240 / DL250 –1 / DL260 Control Relays (C) LSB												Address			
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V40600
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V40601
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V40602
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V40603
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V40604
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V40605
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V40606
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V40607
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V40610
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V40611
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V40612
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V40613
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V40614
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V40615
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V40616
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V40617

MSB			Δ	dditio	nal DL	.250–1	/ DL2	60 Coı	ntrol R	elays	(C)				LSB	Address
417	416	415	414	413	412	411	410	407	406	405	404	403	402	401	400	V40620
437	436	435	434	433	432	431	430	427	426	425	424	423	422	421	420	V40621
457	456	455	454	453	452	451	450	447	446	445	444	443	442	441	440	V40622
477	476	475	474	473	472	471	470	467	466	465	464	463	462	461	460	V40623
517	516	515	514	513	512	511	510	507	506	505	504	503	502	501	500	V40624
537	536	535	534	533	532	531	530	527	526	525	524	523	522	521	520	V40625
557	556	555	554	553	552	551	550	547	546	545	544	543	542	541	540	V40626
577	576	575	574	573	572	571	570	567	566	565	564	563	562	561	560	V40627
617	616	615	614	613	612	611	610	607	606	605	604	603	602	601	600	V40630
637	636	635	634	633	632	631	630	627	626	625	624	623	622	621	620	V40631
657	656	655	654	653	652	651	650	647	646	645	644	643	642	641	640	V40632
677	676	675	674	673	672	671	670	667	666	665	664	663	662	661	660	V40633
717	716	715	714	713	712	711	710	707	706	705	704	703	702	701	700	V40634
737	736	735	734	733	732	731	730	727	726	725	724	723	722	721	720	V40635
757	756	755	754	753	752	751	750	747	746	745	744	743	742	741	740	V40636
777	776	775	774	773	772	771	770	767	766	765	764	763	762	761	760	V40637

MSB			Α	dditio	nal DL	.250–1	/ DL2	60 Coı	ntrol R	elays	(C)				LSB	Aulahaan
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address
1017	1016	1015	1014	1013	1012	1011	1010	1007	1006	1005	1004	1003	1002	1001	1000	V40640
1037	1036	1035	1034	1033	1032	1031	1030	1027	1026	1025	1024	1023	1022	1021	1020	V40641
1057	1056	1055	1054	1053	1052	1051	1050	1047	1046	1045	1044	1043	1042	1041	1040	V40642
1077	1076	1075	1074	1073	1072	1071	1070	1067	1066	1065	1064	1063	1062	1061	1060	V40643
1117	1116	1115	1114	1113	1112	1111	1110	1107	1106	1105	1104	1103	1102	1101	1100	V40644
1137	1136	1135	1134	1133	1132	1131	1130	1127	1126	1125	1124	1123	1122	1121	1120	V40645
1157	1156	1155	1154	1153	1152	1151	1150	1147	1146	1145	1144	1143	1142	1141	1140	V40646
1177	1176	1175	1174	1173	1172	1171	1170	1167	1166	1165	1164	1163	1162	1161	1160	V40647
1217	1216	1215	1214	1213	1212	1211	1210	1207	1206	1205	1204	1203	1202	1201	1200	V40650
1237	1236	1235	1234	1233	1232	1231	1230	1227	1226	1225	1224	1223	1222	1221	1220	V40651
1257	1256	1255	1254	1253	1252	1251	1250	1247	1246	1245	1244	1243	1242	1241	1240	V40652
1277	1276	1275	1274	1273	1272	1271	1270	1267	1266	1265	1264	1263	1262	1261	1260	V40653
1317	1316	1315	1314	1313	1312	1311	1310	1307	1306	1305	1304	1303	1302	1301	1300	V40654
1337	1336	1335	1334	1333	1332	1331	1330	1327	1326	1325	1324	1323	1322	1321	1320	V40655
1357	1356	1355	1354	1353	1352	1351	1350	1347	1346	1345	1344	1343	1342	1341	1340	V40656
1377	1376	1375	1374	1373	1372	1371	1370	1367	1366	1365	1364	1363	1362	1361	1360	V40657
1417	1416	1415	1414	1413	1412	1411	1410	1407	1406	1405	1404	1403	1402	1401	1400	V40660
1437	1436	1435	1434	1433	1432	1431	1430	1427	1426	1425	1424	1423	1422	1421	1420	V40661
1457	1456	1455	1454	1453	1452	1451	1450	1447	1446	1445	1444	1443	1442	1441	1440	V40662
1477	1476	1475	1474	1473	1472	1471	1470	1467	1466	1465	1464	1463	1462	1461	1460	V40663
1517	1516	1515	1514	1513	1512	1511	1510	1507	1506	1505	1504	1503	1502	1501	1500	V40664
1537	1536	1535	1534	1533	1532	1531	1530	1527	1526	1525	1524	1523	1522	1521	1520	V40665
1557	1556	1555	1554	1553	1552	1551	1550	1547	1546	1545	1544	1543	1542	1541	1540	V40666
1577	1576	1575	1574	1573	1572	1571	1570	1567	1566	1565	1564	1563	1562	1561	1560	V40667
1617	1616	1615	1614	1613	1612	1611	1610	1607	1606	1605	1604	1603	1602	1601	1600	V40670
1637	1636	1635	1634	1633	1632	1631	1630	1627	1626	1625	1624	1623	1622	1621	1620	V40671
1657	1656	1655	1654	1653	1652	1651	1650	1647	1646	1645	1644	1643	1642	1641	1640	V40672
1677	1676	1675	1674	1673	1672	1671	1670	1667	1666	1665	1664	1663	1662	1661	1660	V40673
1717	1716	1715	1714	1713	1712	1711	1710	1707	1706	1705	1704	1703	1702	1701	1700	V40674
1737	1736	1735	1734	1733	1732	1731	1730	1727	1726	1725	1724	1723	1722	1721	1720	V40675
1757	1756	1755	1754	1753	1752	1751	1750	1747	1746	1745	1744	1743	1742	1741	1740	V40676
1777	1776	1775	1774	1773	1772	1771	1770	1767	1766	1765	1764	1763	1762	1761	1760	V40677

This portion of the table shows additional Control Relays points available with the DL260.

MSB				DI	L260 A	dditio	nal Co	ntrol l	Relays	(C)					LSB	A .1.1
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address
2017	2016	2015	2014	2013	2012	2011	2010	2007	2006	2005	2004	2003	2002	2001	2000	V40700
2037	2036	2035	2034	2033	2032	2031	2030	2027	2026	2025	2024	2023	2022	2021	2020	V40701
2057	2056	2055	2054	2053	2052	2051	2050	2047	2046	2045	2044	2043	2042	2041	2040	V40702
2077	2076	2075	2074	2073	2072	2071	2070	2067	2066	2065	2064	2063	2062	2061	2060	V40703
2117	2116	2115	2114	2113	2112	2111	2110	2107	2106	2105	2104	2103	2102	2101	2100	V40704
2137	2136	2135	2134	2133	2132	2131	2130	2127	2126	2125	2124	2123	2122	2121	2120	V40705
2157	2156	2155	2154	2153	2152	2151	2150	2147	2146	2145	2144	2143	2142	2141	2140	V40706
2177	2176	2175	2174	2173	2172	2171	2170	2167	2166	2165	2164	2163	2162	2161	2160	V40707
2217	2216	2215	2214	2213	2212	2211	2210	2207	2206	2205	2204	2203	2202	2201	2200	V40710
2237	2236	2235	2234	2233	2232	2231	2230	2227	2226	2225	2224	2223	2222	2221	2220	V40711
2257	2256	2255	2254	2253	2252	2251	2250	2247	2246	2245	2244	2243	2242	2241	2240	V40712
2277	2276	2275	2274	2273	2272	2271	2270	2267	2266	2265	2264	2263	2262	2261	2260	V40713
2317	2316	2315	2314	2313	2312	2311	2310	2307	2306	2305	2304	2303	2302	2301	2300	V40714
2337	2336	2335	2334	2333	2332	2331	2330	2327	2326	2325	2324	2323	2322	2321	2320	V40715
2357	2356	2355	2354	2353	2352	2351	2350	2347	2346	2345	2344	2343	2342	2341	2340	V40716
2377	2376	2375	2374	2373	2372	2371	2370	2367	2366	2365	2364	2363	2362	2361	2360	V40717
2417	2416	2415	2414	2413	2412	2411	2410	2407	2406	2405	2404	2403	2402	2401	2400	V40720
2437	2436	2435	2434	2433	2432	2431	2430	2427	2426	2425	2424	2423	2422	2421	2420	V40721
2457	2456	2455	2454	2453	2452	2451	2450	2447	2446	2445	2444	2443	2442	2441	2440	V40722
2477	2476	2475	2474	2473	2472	2471	2470	2467	2466	2465	2464	2463	2462	2461	2460	V40723
2517	2516	2515	2514	2513	2512	2511	2510	2507	2506	2505	2504	2503	2502	2501	2500	V40724
2537	2536	2535	2534	2533	2532	2531	2530	2527	2526	2525	2524	2523	2522	2521	2520	V40725
2557	2556	2555	2554	2553	2552	2551	2550	2547	2546	2545	2544	2543	2542	2541	2540	V40726
2577	2576	2575	2574	2573	2572	2571	2570	2567	2566	2565	2564	2563	2562	2561	2560	V40727
2617	2616	2615	2614	2613	2612	2611	2610	2607	2606	2605	2604	2603	2602	2601	2600	V40730
2637	2636	2635	2634	2633	2632	2631	2630	2627	2626	2625	2624	2623	2622	2621	2620	V40731
2657	2656	2655	2654	2653	2652	2651	2650	2647	2646	2645	2644	2643	2642	2641	2640	V40732
2677	2676	2675	2674	2673	2672	2671	2670	2667	2666	2665	2664	2663	2662	2661	2660	V40733
2717	2716	2715	2714	2713	2712	2711	2710	2707	2706	2705	2704	2703	2702	2701	2700	V40734
2737	2736	2735	2734	2733	2732	2731	2730	2727	2726	2725	2724	2723	2722	2721	2720	V40735
2757	2756	2755	2754	2753	2752	2751	2750	2747	2746	2745	2744	2743	2742	2741	2740	V40736
2777	2776	2775	2774	2773	2772	2771	2770	2767	2766	2765	2764	2763	2762	2761	2760	V40737

MSB			0	DL260	Additi	onal C	ontrol	Relay	s (C)	(cont	.' d)				LSB	Addross
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address
3017	3016	3015	3014	3013	3012	3011	3010	3007	3006	3005	3004	3003	3002	3001	3000	V40740
3037	3036	3035	3034	3033	3032	3031	3030	3027	3026	3025	3024	3023	3022	3021	3020	V40741
3057	3056	3055	3054	3053	3052	3051	3050	3047	3046	3045	3044	3043	3042	3041	3040	V40742
3077	3076	3075	3074	3073	3072	3071	3070	3067	3066	3065	3064	3063	3062	3061	3060	V40743
3117	3116	3115	3114	3113	3112	3111	3110	3107	3106	3105	3104	3103	3102	3101	3100	V40744
3137	3136	3135	3134	3133	3132	3131	3130	3127	3126	3125	3124	3123	3122	3121	3120	V40745
3157	3156	3155	3154	3153	3152	3151	3150	3147	3146	3145	3144	3143	3142	3141	3140	V40746
3177	3176	3175	3174	3173	3172	3171	3170	3167	3166	3165	3164	3163	3162	3161	3160	V40747
3217	3216	3215	3214	3213	3212	3211	3210	3207	3206	3205	3204	3203	3202	3201	3200	V40750
3237	3236	3235	3234	3233	3232	3231	3230	3227	3226	3225	3224	3223	3222	3221	3220	V40751
3257	3256	3255	3254	3253	3252	3251	3250	3247	3246	3245	3244	3243	3242	3241	3240	V40752
3277	3276	3275	3274	3273	3272	3271	3270	3267	3266	3265	3264	3263	3262	3261	3260	V40753
3317	3316	3315	3314	3313	3312	3311	3310	3307	3306	3305	3304	3303	3302	3301	3300	V40754
3337	3336	3335	3334	3333	3332	3331	3330	3327	3326	3325	3324	3323	3322	3321	3320	V40755
3357	3356	3355	3354	3353	3352	3351	3350	3347	3346	3345	3344	3343	3342	3341	3340	V40756
3377	3376	3375	3374	3373	3372	3371	3370	3367	3366	3365	3364	3363	3362	3361	3360	V40757
3417	3416	3415	3414	3413	3412	3411	3410	3407	3406	3405	3404	3403	3402	3401	3400	V40760
3437	3436	3435	3434	3433	3432	3431	3430	3427	3426	3425	3424	3423	3422	3421	3420	V40761
3457	3456	3455	3454	3453	3452	3451	3450	3447	3446	3445	3444	3443	3442	3441	3440	V40762
3477	3476	3475	3474	3473	3472	3471	3470	3467	3466	3465	3464	3463	3462	3461	3460	V40763
3517	3516	3515	3514	3513	3512	3511	3510	3507	3506	3505	3504	3503	3502	3501	3500	V40764
3537	3536	3535	3534	3533	3532	3531	3530	3527	3526	3525	3524	3523	3522	3521	3520	V40765
3557	3556	3555	3554	3553	3552	3551	3550	3547	3546	3545	3544	3543	3542	3541	3540	V40766
3577	3576	3575	3574	3573	3572	3571	3570	3567	3566	3565	3564	3563	3562	3561	3560	V40767
3617	3616	3615	3614	3613	3612	3611	3610	3607	3606	3605	3604	3603	3602	3601	3600	V40770
3637	3636	3635	3634	3633	3632	3631	3630	3627	3626	3625	3624	3623	3622	3621	3620	V40771
3657	3656	3655	3654	3653	3652	3651	3650	3647	3646	3645	3644	3643	3642	3641	3640	V40772
3677	3676	3675	3674	3673	3672	3671	3670	3667	3666	3665	3664	3663	3662	3661	3660	V40773
3717	3716	3715	3714	3713	3712	3711	3710	3707	3706	3705	3704	3703	3702	3701	3700	V40774
3737	3736	3735	3734	3733	3732	3731	3730	3727	3726	3725	3724	3723	3722	3721	3720	V40775
3757	3756	3755	3754	3753	3752	3751	3750	3747	3746	3745	3744	3743	3742	3741	3740	V40776
3777	3776	3775	3774	3773	3772	3771	3770	3767	3766	3765	3764	3763	3762	3761	3760	V40777

Stage[™] Control / Status Bit Map

This table provides a listing of the individual Stage[™] control bits associated with each V-memory address.

MSB			DL2	30/DL2	40/DL	250–1	/ DL20	60 Sta	ge (S)	Contro	ol Bits				LSB	Address
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Audress
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V41000
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V41001
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V41002
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V41003
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V41004
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V41005
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V41006
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V41007
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V41010
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V41011
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V41012
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V41013
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V41014
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V41015
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V41016
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V41017

MSB		[DL240	/ DL25	60–1 / I	DL260	Additi	ional S	tage (S) Cor	ntrol B	its			LSB	Address
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address
417	416	415	414	413	412	411	410	407	406	405	404	403	402	401	400	V41020
437	436	435	434	433	432	431	430	427	426	425	424	423	422	421	420	V41021
457	456	455	454	453	452	451	450	447	446	445	444	443	442	441	440	V41022
477	476	475	474	473	472	471	470	467	466	465	464	463	462	461	460	V41023
517	516	515	514	513	512	511	510	507	506	505	504	503	502	501	500	V41024
537	536	535	534	533	532	531	530	527	526	525	524	523	522	521	520	V41025
557	556	555	554	553	552	551	550	547	546	545	544	543	542	541	540	V41026
577	576	575	574	573	572	571	570	567	566	565	564	563	562	561	560	V41027
617	616	615	614	613	612	611	610	607	606	605	604	603	602	601	600	V41030
637	636	635	634	633	632	631	630	627	626	625	624	623	622	621	620	V41031
657	656	655	654	653	652	651	650	647	646	645	644	643	642	641	640	V41032
677	676	675	674	673	672	671	670	667	666	665	664	663	662	661	660	V41033
717	716	715	714	713	712	711	710	707	706	705	704	703	702	701	700	V41034
737	736	735	734	733	732	731	730	727	726	725	724	723	722	721	720	V41035
757	756	755	754	753	752	751	750	747	746	745	744	743	742	741	740	V41036
777	776	775	774	773	772	771	770	767	766	765	764	763	762	761	760	V41037

MSB		DL	.250–1	/ DL2	60 Add	ditiona	I Stag	e (S) C	ontro	l Bits (contin	ued)			LSB	Auldmana
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address
1017	1016	1015	1014	1013	1012	1011	1010	1007	1006	1005	1004	1003	1002	1001	1000	V41040
1037	1036	1035	1034	1033	1032	1031	1030	1027	1026	1025	1024	1023	1022	1021	1020	V41041
1057	1056	1055	1054	1053	1052	1051	1050	1047	1046	1045	1044	1043	1042	1041	1040	V41042
1077	1076	1075	1074	1073	1072	1071	1070	1067	1066	1065	1064	1063	1062	1061	1060	V41043
1117	1116	1115	1114	1113	1112	1111	1110	1107	1106	1105	1104	1103	1102	1101	1100	V41044
1137	1136	1135	1134	1133	1132	1131	1130	1127	1126	1125	1124	1123	1122	1121	1120	V41045
1157	1156	1155	1154	1153	1152	1151	1150	1147	1146	1145	1144	1143	1142	1141	1140	V41046
1177	1176	1175	1174	1173	1172	1171	1170	1167	1166	1165	1164	1163	1162	1161	1160	V41047
1217	1216	1215	1214	1213	1212	1211	1210	1207	1206	1205	1204	1203	1202	1201	1200	V41050
1237	1236	1235	1234	1233	1232	1231	1230	1227	1226	1225	1224	1223	1222	1221	1220	V41051
1257	1256	1255	1254	1253	1252	1251	1250	1247	1246	1245	1244	1243	1242	1241	1240	V41052
1277	1276	1275	1274	1273	1272	1271	1270	1267	1266	1265	1264	1263	1262	1261	1260	V41053
1317	1316	1315	1314	1313	1312	1311	1310	1307	1306	1305	1304	1303	1302	1301	1300	V41054
1337	1336	1335	1334	1333	1332	1331	1330	1327	1326	1325	1324	1323	1322	1321	1320	V41055
1357	1356	1355	1354	1353	1352	1351	1350	1347	1346	1345	1344	1343	1342	1341	1340	V41056
1377	1376	1375	1374	1373	1372	1371	1370	1367	1366	1365	1364	1363	1362	1361	1360	V41057
1417	1416	1415	1414	1413	1412	1411	1410	1407	1406	1405	1404	1403	1402	1401	1400	V41060
1437	1436	1435	1434	1433	1432	1431	1430	1427	1426	1425	1424	1423	1422	1421	1420	V41061
1457	1456	1455	1454	1453	1452	1451	1450	1447	1446	1445	1444	1443	1442	1441	1440	V41062
1477	1476	1475	1474	1473	1472	1471	1470	1467	1466	1465	1464	1463	1462	1461	1460	V41063
1517	1516	1515	1514	1513	1512	1511	1510	1507	1506	1505	1504	1503	1502	1501	1500	V41064
1537	1536	1535	1534	1533	1532	1531	1530	1527	1526	1525	1524	1523	1522	1521	1520	V41065
1557	1556	1555	1554	1553	1552	1551	1550	1547	1546	1545	1544	1543	1542	1541	1540	V41066
1577	1576	1575	1574	1573	1572	1571	1570	1567	1566	1565	1564	1563	1562	1561	1560	V41067
1617	1616	1615	1614	1613	1612	1611	1610	1607	1606	1605	1604	1603	1602	1601	1600	V41070
1637	1636	1635	1634	1633	1632	1631	1630	1627	1626	1625	1624	1623	1622	1621	1620	V41071
1657	1656	1655	1654	1653	1652	1651	1650	1647	1646	1645	1644	1643	1642	1641	1640	V41072
1677	1676	1675	1674	1673	1672	1671	1670	1667	1666	1665	1664	1663	1662	1661	1660	V41073
1717	1716	1715	1714	1713	1712	1711	1710	1707	1706	1705	1704	1703	1702	1701	1700	V41074
1737	1736	1735	1734	1733	1732	1731	1730	1727	1726	1725	1724	1723	1722	1721	1720	V41075
1757	1756	1755	1754	1753	1752	1751	1750	1747	1746	1745	1744	1743	1742	1741	1740	V41076
1777	1776	1775	1774	1773	1772	1771	1770	1767	1766	1765	1764	1763	1762	1761	1760	V41077

Timer and Counter Status Bit Maps

This table provides a listing of the individual timer and counter contacts associated with each V-memory address bit.

MSB	DL	.230 /	DL24	0 / DL	250 –1	/DL2	260 Ti	mer (T) and	Cou	nter (0	CT) C	ontact	ts L	SB	Timer	Counter
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address	Address
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V41100	V41140
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V41101	V41141
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V41102	V41142
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V41103	V41143

This portion of the table shows additional Timer and Counter contacts available with the DL240/250–1/260.

MSB	DL2	40 / D	L250-	-1 / D	L260	Additi	onal ⁻	Timer	(T) ar	nd Co	unter	(CT) (Conta	cts L	SB	Timer	Counter
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address	Address
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V41104	V41144
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V41105	V41145
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V41106	V41146
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V41107	V41147

This portion of the table shows additional Timer contacts available with the DL250-1 and DL260.

MSB			D	L250-	1 / DL:	260 Ac	dition	al Tim	er (T)	Conta	cts				LSB	Timer
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V41110
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V41111
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V41112
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V41113
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V41114
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V41115
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V41116
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V41117

This portion of the table shows additional Counter contacts available with the DL260.

MSB				DL2	60 Add	ditiona	I Cou	nter (C	T) Co	ntacts					LSB	Counter
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V41150
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V41151
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V41152
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V41153
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V41154
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V41155
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V41156
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V41157

Remote I/O Bit Map (DL 260 only)

This table provides a listing of the individual remote I/O points associated with each V-memory address bit.

MSB				DL2	260 Re	emote	1/0 (0	SX) ar	nd (G	r) Poi	nts			L	_SB	GX	GY
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address	Address
017	016	015	014	013	012	011	010	007	006	005	004	003	002	001	000	V40000	V40200
037	036	035	034	033	032	031	030	027	026	025	024	023	022	021	020	V40001	V40201
057	056	055	054	053	052	051	050	047	046	045	044	043	042	041	040	V40002	V40202
077	076	075	074	073	072	071	070	067	066	065	064	063	062	061	060	V40003	V40203
117	116	115	114	113	112	111	110	107	106	105	104	103	102	101	100	V40004	V40204
137	136	135	134	133	132	131	130	127	126	125	124	123	122	121	120	V40005	V40205
157	156	155	154	153	152	151	150	147	146	145	144	143	142	141	140	V40006	V40206
177	176	175	174	173	172	171	170	167	166	165	164	163	162	161	160	V40007	V40207
217	216	215	214	213	212	211	210	207	206	205	204	203	202	201	200	V40010	V40210
237	236	235	234	233	232	231	230	227	226	225	224	223	222	221	220	V40011	V40211
257	256	255	254	253	252	251	250	247	246	245	244	243	242	241	240	V40012	V40212
277	276	275	274	273	272	271	270	267	266	265	264	263	262	261	260	V40013	V40213
317	316	315	314	313	312	311	310	307	306	305	304	303	302	301	300	V40014	V40214
337	336	335	334	333	332	331	330	327	326	325	324	323	322	321	320	V40015	V40215
357	356	355	354	353	352	351	350	347	346	345	344	343	342	341	340	V40016	V40216
377	376	375	374	373	372	371	370	367	366	365	364	363	362	361	360	V40017	V40217
417	416	415	414	413	412	411	410	407	406	405	404	403	402	401	400	V40020	V40220
437	436	435	434	433	432	431	430	427	426	425	424	423	422	421	420	V40021	V40221
457	456	455	454	453	452	451	450	447	446	445	444	443	442	441	440	V40022	V40222
477	476	475	474	473	472	471	470	467	466	465	464	463	462	461	460	V40023	V40223
517	516	515	514	513	512	511	510	507	506	505	504	503	502	501	500	V40024	V40224
537	536	535	534	533	532	531	530	527	526	525	524	523	522	521	520	V40025	V40225
557	556	555	554	553	552	551	550	547	546	545	544	543	542	541	540	V40026	V40226
577	576	575	574	573	572	571	570	567	566	565	564	563	562	561	560	V40027	V40227
617	616	615	614	613	612	611	610	607	606	605	604	603	602	601	600	V40030	V40230
637	636	635	634	633	632	631	630	627	626	625	624	623	622	621	620	V40031	V40231
657	656	655	654	653	652	651	650	647	646	645	644	643	642	641	640	V40032	V40232
677	676	675	674	673	672	671	670	667	666	665	664	663	662	661	660	V40033	V40233
717	716	715	714	713	712	711	710	707	706	705	704	703	702	701	700	V40034	V40234
737	736	735	734	733	732	731	730	727	726	725	724	723	722	721	720	V40035	V40235
757	756	755	754	753	752	751	750	747	746	745	744	743	742	741	740	V40036	V40236
777	776	775	774	773	772	771	770	767	766	765	764	763	762	761	760	V40037	V40237

MSB				DL2	260 Re	emote	1/0 (0	SX) ar	nd (G)	/) Poi	nts			L	_SB	GX	GY
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address	Address
1017	1016	1015	1014	1013	1012	1011	1010	1007	1006	1005	1004	1003	1002	1001	1000	V40040	V40240
1037	1036	1035	1034	1033	1032	1031	1030	1027	1026	1025	1024	1023	1022	1021	1020	V40041	V40241
1057	1056	1055	1054	1053	1052	1051	1050	1047	1046	1045	1044	1043	1042	1041	1040	V40042	V40242
1077	1076	1075	1074	1073	1072	1071	1070	1067	1066	1065	1064	1063	1062	1061	1060	V40043	V40243
1117	1116	1115	1114	1113	1112	1111	1110	1107	1106	1105	1104	1103	1102	1101	1100	V40044	V40244
1137	1136	1135	1134	1133	1132	1131	1130	1127	1126	1125	1124	1123	1122	1121	1120	V40045	V40245
1157	1156	1155	1154	1153	1152	1151	1150	1147	1146	1145	1144	1143	1142	1141	1140	V40046	V40246
1177	1176	1175	1174	1173	1172	1171	1170	1167	1166	1165	1164	1163	1162	1161	1160	V40047	V40247
1217	1216	1215	1214	1213	1212	1211	1210	1207	1206	1205	1204	1203	1202	1201	1200	V40050	V40250
1237	1236	1235	1234	1233	1232	1231	1230	1227	1226	1225	1224	1223	1222	1221	1220	V40051	V40251
1257	1256	1255	1254	1253	1252	1251	1250	1247	1246	1245	1244	1243	1242	1241	1240	V40052	V40252
1277	1276	1275	1274	1273	1272	1271	1270	1267	1266	1265	1264	1263	1262	1261	1260	V40053	V40253
1317	1316	1315	1314	1313	1312	1311	1310	1307	1306	1305	1304	1303	1302	1301	1300	V40054	V40254
1337	1336	1335	1334	1333	1332	1331	1330	1327	1326	1325	1324	1323	1322	1321	1320	V40055	V40255
1357	1356	1355	1354	1353	1352	1351	1350	1347	1346	1345	1344	1343	1342	1341	1340	V40056	V40256
1377	1376	1375	1374	1373	1372	1371	1370	1367	1366	1365	1364	1363	1362	1361	1360	V40057	V40257
1417	1416	1415	1414	1413	1412	1411	1410	1407	1406	1405	1404	1403	1402	1401	1400	V40060	V40260
1437	1436	1435	1434	1433	1432	1431	1430	1427	1426	1425	1424	1423	1422	1421	1420	V40061	V40261
1457	1456	1455	1454	1453	1452	1451	1450	1447	1446	1445	1444	1443	1442	1441	1440	V40062	V40262
1477	1476	1475	1474	1473	1472	1471	1470	1467	1466	1465	1464	1463	1462	1461	1460	V40063	V40263
1517	1516	1515	1514	1513	1512	1511	1510	1507	1506	1505	1504	1503	1502	1501	1500	V40064	V40264
1537	1536	1535	1534	1533	1532	1531	1530	1527	1526	1525	1524	1523	1522	1521	1520	V40065	V40265
1557	1556	1555	1554	1553	1552	1551	1550	1547	1546	1545	1544	1543	1542	1541	1540	V40066	V40266
1577	1576	1575	1574	1573	1572	1571	1570	1567	1566	1565	1564	1563	1562	1561	1560	V40067	V40267
1617	1616	1615	1614	1613	1612	1611	1610	1607	1606	1605	1604	1603	1602	1601	1600	V40070	V40270
1637	1636	1635	1634	1633	1632	1631	1630	1627	1626	1625	1624	1623	1622	1621	1620	V40071	V40271
1657	1656	1655	1654	1653	1652	1651	1650	1647	1646	1645	1644	1643	1642	1641	1640	V40072	V40272
1677	1676	1675	1674	1673	1672	1671	1670	1667	1666	1665	1664	1663	1662	1661	1660	V40073	V40273
1717	1716	1715	1714	1713	1712	1711	1710	1707	1706	1705	1704	1703	1702	1701	1700	V40074	V40274
1737	1736	1735	1734	1733	1732	1731	1730	1727	1726	1725	1724	1723	1722	1721	1720	V40075	V40275
1757	1756	1755	1754	1753	1752	1751	1750	1747	1746	1745	1744	1743	1742	1741	1740	V40076	V40276
1777	1776	1775	1774	1773	1772	1771	1770	1767	1766	1765	1764	1763	1762	1761	1760	V40077	V40277

MSB				DL2	260 Re	mote	1/0 (0	SX) ar	nd (G)	/) Poi	nts			L	_SB	GX	GY
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address	Address
2017	2016	2015	2014	2013	2012	2011	2010	2007	2006	2005	2004	2003	2002	2001	2000	V40100	V40300
2037	2036	2035	2034	2033	2032	2031	2030	2027	2026	2025	2024	2023	2022	2021	2020	V40101	V40301
2057	2056	2055	2054	2053	2052	2051	2050	2047	2046	2045	2044	2043	2042	2041	2040	V40102	V40302
2077	2076	2075	2074	2073	2072	2071	2070	2067	2066	2065	2064	2063	2062	2061	2060	V40103	V40303
2117	2116	2115	2114	2113	2112	2111	2110	2107	2106	2105	2104	2103	2102	2101	2100	V40104	V40304
2137	2136	2135	2134	2133	2132	2131	2130	2127	2126	2125	2124	2123	2122	2121	2120	V40105	V40305
2157	2156	2155	2154	2153	2152	2151	2150	2147	2146	2145	2144	2143	2142	2141	2140	V40106	V40306
2177	2176	2175	2174	2173	2172	2171	2170	2167	2166	2165	2164	2163	2162	2161	2160	V40107	V40307
2217	2216	2215	2214	2213	2212	2211	2210	2207	2206	2205	2204	2203	2202	2201	2200	V40110	V40310
2237	2236	2235	2234	2233	2232	2231	2230	2227	2226	2225	2224	2223	2222	2221	2220	V40111	V40311
2257	2256	2255	2254	2253	2252	2251	2250	2247	2246	2245	2244	2243	2242	2241	2240	V40112	V40312
2277	2276	2275	2274	2273	2272	2271	2270	2267	2266	2265	2264	2263	2262	2261	2260	V40113	V40313
2317	2316	2315	2314	2313	2312	2311	2310	2307	2306	2305	2304	2303	2302	2301	2300	V40114	V40314
2337	2336	2335	2334	2333	2332	2331	2330	2327	2326	2325	2324	2323	2322	2321	2320	V40115	V40315
2357	2356	2355	2354	2353	2352	2351	2350	2347	2346	2345	2344	2343	2342	2341	2340	V40116	V40316
2377	2376	2375	2374	2373	2372	2371	2370	2367	2366	2365	2364	2363	2362	2361	2360	V40117	V40317
2417	2416	2415	2414	2413	2412	2411	2410	2407	2406	2405	2404	2403	2402	2401	2400	V40120	V40320
2437	2436	2435	2434	2433	2432	2431	2430	2427	2426	2425	2424	2423	2422	2421	2420	V40121	V40321
2457	2456	2455	2454	2453	2452	2451	2450	2447	2446	2445	2444	2443	2442	2441	2440	V40122	V40322
2477	2476	2475	2474	2473	2472	2471	2470	2467	2466	2465	2464	2463	2462	2461	2460	V40123	V40323
2517	2516	2515	2514	2513	2512	2511	2510	2507	2506	2505	2504	2503	2502	2501	2500	V40124	V40324
2537	2536	2535	2534	2533	2532	2531	2530	2527	2526	2525	2524	2523	2522	2521	2520	V40125	V40325
2557	2556	2555	2554	2553	2552	2551	2550	2547	2546	2545	2544	2543	2542	2541	2540	V40126	V40326
2577	2576	2575	2574	2573	2572	2571	2570	2567	2566	2565	2564	2563	2562	2561	2560	V40127	V40327
2617	2616	2615	2614	2613	2612	2611	2610	2607	2606	2605	2604	2603	2602	2601	2600	V40130	V40330
2637	2636	2635	2634	2633	2632	2631	2630	2627	2626	2625	2624	2623	2622	2621	2620	V40131	V40331
2657	2656	2655	2654	2653	2652	2651	2650	2647	2646	2645	2644	2643	2642	2641	2640	V40132	V40332
2677	2676	2675	2674	2673	2672	2671	2670	2667	2666	2665	2664	2663	2662	2661	2660	V40133	V40333
2717	2716	2715	2714	2713	2712	2711	2710	2707	2706	2705	2704	2703	2702	2701	2700	V40134	V40334
2737	2736	2735	2734	2733	2732	2731	2730	2727	2726	2725	2724	2723	2722	2721	2720	V40135	V40335
2757	2756	2755	2754	2753	2752	2751	2750	2747	2746	2745	2744	2743	2742	2741	2740	V40136	V40336
2777	2776	2775	2774	2773	2772	2771	2770	2767	2766	2765	2764	2763	2762	2761	2760	V40137	V40337

MSB				DL2	260 Re	emote	1/0 (0	SX) ar	nd (G)	/) Poi	nts			L	_SB	GX	GY
17	16	15	14	13	12	11	10	7	6	5	4	3	2	1	0	Address	Address
3017	3016	3015	3014	3013	3012	3011	3010	3007	3006	3005	3004	3003	3002	3001	3000	V40140	V40340
3037	3036	3035	3034	3033	3032	3031	3030	3027	3026	3025	3024	3023	3022	3021	3020	V40141	V40341
3057	3056	3055	3054	3053	3052	3051	3050	3047	3046	3045	3044	3043	3042	3041	3040	V40142	V40342
3077	3076	3075	3074	3073	3072	3071	3070	3067	3066	3065	3064	3063	3062	3061	3060	V40143	V40343
3117	3116	3115	3114	3113	3112	3111	3110	3107	3106	3105	3104	3103	3102	3101	3100	V40144	V40344
3137	3136	3135	3134	3133	3132	3131	3130	3127	3126	3125	3124	3123	3122	3121	3120	V40145	V40345
3157	3156	3155	3154	3153	3152	3151	3150	3147	3146	3145	3144	3143	3142	3141	3140	V40146	V40346
3177	3176	3175	3174	3173	3172	3171	3170	3167	3166	3165	3164	3163	3162	3161	3160	V40147	V40347
3217	3216	3215	3214	3213	3212	3211	3210	3207	3206	3205	3204	3203	3202	3201	3200	V40150	V40350
3237	3236	3235	3234	3233	3232	3231	3230	3227	3226	3225	3224	3223	3222	3221	3220	V40151	V40351
3257	3256	3255	3254	3253	3252	3251	3250	3247	3246	3245	3244	3243	3242	3241	3240	V40152	V40352
3277	3276	3275	3274	3273	3272	3271	3270	3267	3266	3265	3264	3263	3262	3261	3260	V40153	V40353
3317	3316	3315	3314	3313	3312	3311	3310	3307	3306	3305	3304	3303	3302	3301	3300	V40154	V40354
3337	3336	3335	3334	3333	3332	3331	3330	3327	3326	3325	3324	3323	3322	3321	3320	V40155	V40355
3357	3356	3355	3354	3353	3352	3351	3350	3347	3346	3345	3344	3343	3342	3341	3340	V40156	V40356
3377	3376	3375	3374	3373	3372	3371	3370	3367	3366	3365	3364	3363	3362	3361	3360	V40157	V40357
3417	3416	3415	3414	3413	3412	3411	3410	3407	3406	3405	3404	3403	3402	3401	3400	V40160	V40360
3437	3436	3435	3434	3433	3432	3431	3430	3427	3426	3425	3424	3423	3422	3421	3420	V40161	V40361
3457	3456	3455	3454	3453	3452	3451	3450	3447	3446	3445	3444	3443	3442	3441	3440	V40162	V40362
3477	3476	3475	3474	3473	3472	3471	3470	3467	3466	3465	3464	3463	3462	3461	3460	V40163	V40363
3517	3516	3515	3514	3513	3512	3511	3510	3507	3506	3505	3504	3503	3502	3501	3500	V40164	V40364
3537	3536	3535	3534	3533	3532	3531	3530	3527	3526	3525	3524	3523	3522	3521	3520	V40165	V40365
3557	3556	3555	3554	3553	3552	3551	3550	3547	3546	3545	3544	3543	3542	3541	3540	V40166	V40366
3577	3576	3575	3574	3573	3572	3571	3570	3567	3566	3565	3564	3563	3562	3561	3560	V40167	V40367
3617	3616	3615	3614	3613	3612	3611	3610	3607	3606	3605	3604	3603	3602	3601	3600	V40170	V40370
3637	3636	3635	3634	3633	3632	3631	3630	3627	3626	3625	3624	3623	3622	3621	3620	V40171	V40371
3657	3656	3655	3654	3653	3652	3651	3650	3647	3646	3645	3644	3643	3642	3641	3640	V40172	V40372
3677	3676	3675	3674	3673	3672	3671	3670	3667	3666	3665	3664	3663	3662	3661	3660	V40173	V40373
3717	3716	3715	3714	3713	3712	3711	3710	3707	3706	3705	3704	3703	3702	3701	3700	V40174	V40374
3737	3736	3735	3734	3733	3732	3731	3730	3727	3726	3725	3724	3723	3722	3721	3720	V40175	V40375
3757	3756	3755	3754	3753	3752	3751	3750	3747	3746	3745	3744	3743	3742	3741	3740	V40176	V40376
3777	3776	3775	3774	3773	3772	3771	3770	3767	3766	3765	3764	3763	3762	3761	3760	V40177	V40377

System Design and Configuration

In This Chapter. . . .

- DL205 System Design Strategies
- Module Placement
- Calculating the Power Budget
- Local Expansion I/O
- Remote I/O Expansion
- Network Connections to MODBUS RTU and *Direct*Net
- Network Slave Operation
- Network Master Operation
- Network Master Operation (DL260 only)
- DL260 Non-Sequence Protocol (ASCII In/Out, PRINT)
- DL250–1 Non–Sequence Protocol (PRINT)

DL205 System Design Strategies

I/O System Configurations

The DL205 PLCs offer the following ways to add I/O to the system:

- Local I/O consists of I/O modules located in the same base as the CPU.
- Local Expansion I/O consists of I/O modules in expansion bases located close to the CPU local base. Expansion cables connect the expansion bases and CPU base in daisy—chain format.
- Remote I/O consists of I/O modules located in bases which are serially connected to the local CPU base through a Remote Master module, or may connect directly to the bottom port on a DL250–1 or DL260 CPU.

A DL205 system can be developed using many different arrangements of these configurations. All I/O configurations use the standard complement of DL205 I/O modules and bases. Local expansion requires using (–1) bases.

Networking Configurations

The DL205 PLCs offers the following way to add networking to the system:

- Ethernet Communications Module connects DL205 systems (DL240, DL250–1 or DL260 CPUs only) and DL405 CPU systems in high–speed peer–to–peer networks. Any PLC can initiate communications with any other PLC when using the ECOM modules.
- Data Communications Module connects a DL205 (DL240, DL250–1 and DL260 only) system to devices using the *Direct*NET protocol, or connects as a slave to a MODBUS RTU network.
- DL250–1 Communications Port The DL250–1 CPU has a 15–Pin connector on Port 2 that provides a built–in MODBUS RTU or DirectNET master/slave connection.
- DL260 Communications Port The DL260 CPU has a 15–Pin connector on Port 2 that provides a built–in *Direct*NET master/slave or MODBUS RTU master/slave connection with more MODBUS function codes than the DL250–1. (The DL260 MRX and MWX instructions allow you to enter native MODBUS addressing in your ladder program with no need to perform octal to decimal conversions).


Port 2 can also be used for ASCII IN/OUT communications.

Module/Unit	Master	Slave
DL240 CPU		DirectNet, K-Sequence
DL250-1 CPU	<i>Direct</i> Net MODBUS RTU	<i>Direct</i> Net, K-Sequence MODBUS RTU
DL260 CPU	Direct Net MODBUS RTU ASCII	<i>Direct</i> Net, K-Sequence MODBUS RTU ASCII
ECOM	Ethernet	Ethernet
DCM	<i>Direct</i> Net	DirectNet, K-Sequence
		Modbus RTU

Module Placement

Slot Numbering

The DL205 bases each provide different numbers of slots for use with the I/O modules. You may notice the bases refer to 3-slot, 4-slot, etc. One of the slots is dedicated to the CPU, so you always have one less I/O slot. For example, you have five I/O slots with a 6-slot base. The I/O slots are numbered 0 - 4. The CPU slot always contains a CPU and is not numbered.



Restrictions

Module Placement The following table lists the valid locations for all types of modules in a DL205 system.

Module/Unit	Local CPU Base	Local Expansion Base	Remote I/O Base
CPUs	CPU Slot Only		
DC Input Modules	~	<i>V</i>	<i>\rangle</i>
AC Input Modules	~	<i>ν</i>	<i>V</i>
DC Output Modules	~	<i>ν</i>	~
AC Output Modules	~	<i>ν</i>	~
Relay Output Modules	~	<i>\rangle</i>	~
Analog Input and Output Modules	~	<i>ν</i>	~
Local Expansion			
Base Expansion Unit	<i>V</i>	<i>ν</i>	
Base Controller Module		CPU Slot Only	
Serial Remote I/O			
Remote Master	~		
Remote Slave Unit			CPU Slot Only
Ethernet Remote Master	~		
CPU Interface			
Ethernet Base Controller	CPU Slot Only		CPU Slot Only
WinPLC	CPU Slot Only		
DeviceNet	CPU Slot Only		
Profibus	CPU Slot Only		
SDS	CPU Slot Only		
Specialty Modules			
Counter Interface	Slot 0 Only		
Counter I/O	~		<i>\rightarrow*</i>
Data Communications	~		
Ethernet Communications	~		
BASIC CoProcessor	~		
Simulator	~	<i>ν</i>	~
Filler	<i>V</i>	<i>\underline</i>	~


Automatic I/O Configuration



The DL205 CPUs automatically detect any installed I/O modules (including specialty modules)at powerup, and establish the correct I/O configuration and addresses. This applies to modules located in local and local expansion I/O bases. For most applications, you will never have to change the configuration.

I/O addresses use octal numbering, starting at X0 and Y0 in the slot next to the CPU. The addresses are assigned in groups of 8, or 16 depending on the number of points for the I/O module. The discrete input and output modules can be mixed in any order, but there may be restrictions placed on some specialty modules. The following diagram shows the I/O numbering convention for an example system.

Both the Handheld Programmer and *Direct*SOFT32 provide AUX functions that allow you to automatically configure the I/O. For example, with the Handheld Programmer AUX 46 executes an automatic configuration, which allows the CPU to examine the installed modules and determine the I/O configuration and addressing. With *Direct*SOFT32, the PLC Configure I/O menu option would be used.



Manual I/O Configuration



It may never become necessary, but DL250–1 and DL260 CPUs allow manual I/O address assignments for any I/O slot(s) in local or local expansion bases. You can manually modify an auto configuration to match arbitrary I/O numbering. For example, two adjacent input modules can have starting addresses at X20 and X200. Use *Direct*SOFT32 PLC Configure I/O menu option to assign manual I/O address.

In automatic configuration, the addresses are assigned on 8-point boundaries. Manual configuration, however, assumes that all modules are at least 16 points, so you can only assign addresses that are a multiple of 20 (octal). For example, X30 and Y50 are not valid addresses. You can still use 8 point modules, but 16 addresses will be assigned and the upper eight addresses will be unused.



WARNING: If you manually configure an I/O slot, the I/O addressing for the other modules may change. This is because the DL250–1 and DL260 CPUs do not allow you to assign duplicate I/O addresses. You must always correct any I/O configuration errors before you place the CPU in RUN mode. Uncorrected errors can cause unpredictable machine operation that can result in a risk of personal injury or damage to equipment.

Removing a Manual Configuration

After a manual configuration, the system will automatically retain the new I/O addresses through a power cycle. You can remove (overwrite) any manual configuration changes by changing all of the manually configured addresses back to automatic.

Power–On I/O Configuration Check

The DL205 CPUs can also be set to automatically check the I/O configuration on power-up. By selecting this feature you can detect any changes that may have occurred while the power was disconnected. For example, if someone places an output module in a slot that previously held an input module, the CPU will not go into RUN mode and the configuration check will detect the change and print a message on the Handheld Programmer or *Direct*SOFT32 screen (use AUX 44 on the HPP to enable the configuration check).

If the system detects a change in the PLC/Setup/I/O configuration check at power-up, error code E252 will be generated. You can use AUX 42 to determine the exact base and slot location where the change occurred.

When a configuration error is generated, you may actually want to use the new I/O configuration. For example, you may have intentionally changed an I/O module to use with a program change. You can use PLC/Diagnostics/I/O Diagnostics in *Direct*Soft32 or AUX 45 to select the new configuration, or, keep the existing configuration stored in memory.



WARNING: You should always correct any I/O configuration errors before you place the CPU into RUN mode. Uncorrected errors can cause unpredictable machine operation that can result in a risk of personal injury or damage to equipment.

WARNING: Verify the I/O configuration being selected will work properly with the CPU program. Always correct any I/O configuration errors before placing the CPU in RUN mode. Uncorrected errors can cause unpredictable machine operation that can result in a risk of personal injury or damage to equipment.

I/O Points Required Each type of module requires a certain number of I/O points. This is also true for the specialty modules, such as analog, counter interface, etc..

DC Input Modules	Number of I/O Pts. Required	Specialty Modules, etc.	Number of I/O Pts. Required
D2-08ND3	8 Input	H2-ECOM(-F)	None
D2-16ND3-2	16 Input	D2-DCM	None
D2-32ND3(-2)	32 Input	H2-ERM(-F)	None
AC Input Modules		H2-EBC(-F)	None
D2-08NA-1	8 Input	D2-RMSM	None
D2-08NA-2	8 Input	D2-RSSS	None
D2-16NA	16 Input	F2-CP128	None
DC Output Modules		H2-CTRIO	None
D2-04TD1	8 Output (Only the first four points are used)	D2-CTRINT	8 Input 8 Output
D2-08TD1	8 Output	F2-DEVNETS-1	None
D2-16TD1-2	16 Output	H2-PBC	None
D2-16TD2-2	16 Output	F2-SDS-1	None
D2-32TD1(-2)	32 Output	D2-08SIM	8 Input
AC Output Modules		D2-EM	None
D2-08TA	8 Output	D2-CM	None
F2-08TA	8 Output		
D2-12TA	16 Output (See note 1)		
Relay Output Modules			
D2-04TRS	8 Output (Only the first four points are used)		
D2-08TR	8 Output		
F2-08TRS	8 Output		
F2-08TR	8 Output		
D2-12TR	16 Output (See note 1)		
Combination Modules			
D2-08CDR	8 In, 8 Out (Only the first four points are used for each type)		
Analog Modules			
F2-04AD-1(L)	16 Input		
F2-04AD-2(L)	16 Input		
F2-08AD-1	16 Input		
F2-02DA-1(L)	16 Output		
F2-02DA-2(L)	16 Output		
F2-08DA-1	16 Output		
F2-08DA-2	16 Output		
F2-02DAS-1	32 Output		
F2-02DAS-2	32 Output		
F2-4AD2DA	16 Input & 16 Output		
F2-04RTD	32 Input		
F2-04THM	32 Input		

Note 1: -12pt. modules consume 16 points. The first 6 points are assigned, two are skipped, and then the next 6 points are assigned. For example, a D2-12TA installed in slot 0 would use Y0-Y5, and Y10-Y15. Y6-Y7, and Y16-Y17 would be unused.

Calculating the Power Budget

Managing your Power Resource

When you determine the types and quantity of I/O modules you will be using in the DL205 system it is important to remember there is a limited amount of power available from the power supply. We have provided a chart to help you easily see the amount of power available with each base. The following chart will help you calculate the amount of power you need with your I/O selections. At the end of this section you will also find an example of power budgeting and a worksheet for your own calculations.

If the I/O you choose exceeds the maximum power available from the power supply, you may need to use local expansion bases or remote I/O bases.



WARNING: It is *extremely* important to calculate the power budget. If you exceed the power budget, the system may operate in an unpredictable manner which may result in a risk of personal injury or equipment damage.

CPU Power Specifications

The following chart shows the amount of current *available* for the two voltages supplied from the DL205 base. Use these currents when calculating the power budget for you system. The Auxiliary 24V Power Source mentioned in the table is a connection at the base terminal strip allowing you to connect to devices or DL205 modules that require 24VDC.

Bases	5V Current Supplied	Auxiliary 24VDC Current Supplied
D2-03B-1	2600 mA	300 mA
D2-04B-1	2600 mA	300 mA
D2-06B-1	2600 mA	300 mA
D2-09B-1	2600 mA	300 mA
D2-03BDC1-1	2600 mA	None
D2-04BDC1-1	2600 mA	None
D2-06BDC1-1	2600 mA	None
D2-09BDC1-1	2600 mA	None
D2-06BDC2-1	2600 mA	300 mA
D2-09BDC2-1	2600 mA	300 mA

Module Power Requirements

Use the power requirements shown on the next page to calculate the power budget for your system. If an External 24VDC power supply is required, the external 24VDC from the base power supply may be used as long as the power budget is not exceeded.

CPUs	5VDC Base Power Required	External Power Required	Combination Modules	5VDC Base Power Required	External Power Required		
D2-230	120	0	D2-08CDR	200	0		
D2-240	120	0	Specialty Modules, etc.				
D2-250-1	330	0	H2-PBC	530	0		
D2-260	330	0	H2-ECOM	320	0		
DC Input Modules			H2-ECOM-F	450	0		
D2-08ND3	50	0	H2-ERM	320	0		
D2-16ND3-2	100	0	H2-ERM-F	450	0		
D2-32ND3(-2)	25	0	H2-EBC	320	0		
AC Input Modules			H2-EBC-F	450	0		
D2-08NA-1	50	0	H2-CTRIO	400	0		
D2-08NA-2	100	0	D2-DCM	300	0		
D2-16NA	100	0	D2-RMSM	200	0		
DC Output Modules	l	<u> </u>	D2-RSSS	150	0		
D2-04TD1	60	20	D2-CTRINT	50	0		
D2-08TD1(-2)	100	0	D2-08SIM	50	0		
D2-16TD1-2	200	80	D2-CM	130	0		
D2-16TD2-2	200	0	D2-EM	130	0		
D2-32TD1(-2)	350	0	F2-CP128	235	0		
AC Output Modules	1	1	F2-DEVNETS-1	160	0		
D2-08TA	250	0	F2-SDS-1	160	0		
F2-08TA	250	0					
D2-12TA	350	0					
Relay Output Module	s						
D2-04TRS	250	0					
D2-08TR	250	0					
F2-08TRS	670	0					
F2-08TR	670	0					
D2-12TR	450	0					
Analog Modules							
F2-04AD-1(L)	50	18-30 VDC @ 80 mA	max; (-L) 10-15VDC	@ 90mA			
F2-04AD-2(L)	60	18–26.4 VDC @ 80) mA max; (-L) 10-	15VDC @ 90mA			
F2-08AD-1	50	18–26.4 VDC @ 80) mA max				
F2-08AD-2	60	18–26.4 VDC @ 80) mA max				
F2-02DA-1(L)	40	18-30VDC @ 60mA;	(L) 10-15VDC @ 70m.	A (add 20mA / loop)			
F2-02DA-2(L)	40	18–30 VDC @ 60 r	mA max; (-L) 10-15	SVDC @ 70mA			
F2-08DA-1	30	18-30VDC @ 50m	A per channel (add 2	20mA / loop)			
F2-08DA-2	60	18–30 VDC @ 80 r	mA max				
F2-02DAS-1	100	18-30VDC @ 50m	A per channel				
F2-02DAS-2	100	21.6-26.4 VDC @	60 mA per channel				
F2-4AD2DA	60	18-26.4VDC @ 80					
F2-04RTD	90	0		•			
	100		-26.4 VDC @ 60 mA max				

Power Budget Calculation Example

The following example shows how to calculate the power budget for the DL205 system.

Base #	Module Type	5 VDC (mA)	Auxiliary Power Source 24 VDC Output (mA)
Available Base Power	D2-09B-1	2600	300
CPU Slot	D2-260	+ 330	
Slot 0	D2-16ND3-2	+ 100	+ 0
Slot 1	D2-16NA	+ 100	+ 0
Slot 2	D2-16NA	+ 100	+ 0
Slot 3	F2-04AD-1	+ 50	+ 80
Slot 4	F2-02DA-1	+ 40	+ 60
Slot 5	D2-08TA	+ 250	+ 0
Slot 6	D2-08TD1	+ 100	+ 0
Slot 7	D2-08TR	+ 250	+ 0
Other			
Handheld Prog	D2-HPP	+ 200	+ 0
Total Power Re	quired	1520	140
Remaining Pov	Remaining Power Available		300 – 140 = 160

- 1. Use the power budget table to fill in the power requirements for all the system components. First, enter the amount of power supplied by the base. Next, list the requirements for the CPU, any I/O modules, and any other devices, such as the Handheld Programmer or the DV-1000 operator interface. Remember, even though the Handheld or the DV-1000 are not installed in the base, they still obtain their power from the system. Also, make sure you obtain any external power requirements, such as the 24VDC power required by the analog modules.
- 2. Add the current columns starting with Slot 0 and put the total in the row labeled "**Total power required**".
- 3. Subtract the row labeled "Total power required" from the row labeled "Available Base Power". Place the difference in the row labeled "Remaining Power Available".
- 4. If "Total Power Required" is greater than the power available from the base, the power budget will be exceeded. It will be unsafe to use this configuration and you will need to restructure your I/O configuration.



WARNING: It is *extremely* important to calculate the power budget. If you exceed the power budget, the system may operate in an unpredictable manner which may result in a risk of personal injury or equipment damage.

System Design and Configuration

Power Budget Calculation Worksheet

This blank chart is provided for you to copy and use in your power budget calculations.

Base #	Module Type	5 VDC (mA)	Auxiliary Power Source 24 VDC Output (mA)
Available Base Power			
CPU Slot			
Slot 0 Slot 1			
Slot 2 Slot 3			
Slot 4 Slot 5			
Slot 6 Slot 7			
Other			
Total Power Re	equired		
Remaining Pov			

- Use the power budget table to fill in the power requirements for all the system components. This includes the CPU, any I/O modules, and any other devices, such as the Handheld Programmer or the DV-1000 operator interface. Also, make sure you obtain any external power requirements, such as the 24VDC power required by the analog modules.
- 2. Add the current columns starting with Slot 0 and put the total in the row labeled "**Total power required**".
- 3. Subtract the row labeled "Total power required" from the row labeled "Available Base Power". Place the difference in the row labeled "Remaining Power Available".
- 4. If "**Total Power Required**" is greater than the power available from the base, the power budget will be exceeded. It will be unsafe to use this configuration and you will need to restructure your I/O configuration.



WARNING: It is *extremely* important to calculate the power budget. If you exceed the power budget, the system may operate in an unpredictable manner which may result in a risk of personal injury or equipment damage.

Local Expansion I/O




Use local expansion when you need more I/O points, a greater power budget than the local CPU base provides or when placing an I/O base at a location away from the CPU base, but within the expansion cable limits. Each local expansion base requires the D2–CM controller module in the CPU slot. The local CPU base requires the D2–EM expansion module, as well as each expansion base. All bases in the system must be the new (–1) bases. These bases have a connector on the right side of the base to which the D2–EM expansion module attaches. All local and local expansion I/O points are updated on every CPU scan.

Use *Direct*SOFT32 PLC Configure I/O menu option to view the local expansion system automatic I/O addressing configuration. This menu also allows manual addresses to be assigned if necessary.

	DL260	DL250-1	DL250	DL240	DL230
Total number of local / expansion bases per system	5	3		PUs do i	
Maximum number of expansion bases	4	2	port loca	al expans tems	ion sys-
Total I/O (includes CPU base and expansion bases)	1280	768			
Maximum inputs	1024	512			
Maximum outputs	1024	512			
Maximum expansion system cable length	30m	(98ft.)			

D2-CM Local Expansion Module

The D2-CM module is placed in the CPU slot of each expansion base. The rotary switch is used to select the expansion base number. The expansion base addressing (Xs and Ys) is based on the numerical order of the rotary switch selection and is recognized by the CPU on power-up. **Duplicate** expansion base numbers will not be recognized by the CPU.



The status indicator LEDs on the D2–CM front panels have specific functions which can help in programming and troubleshooting.

D2-CM Indicators	Status	Meaning		
PWR	ON	Power good		
(Green)	OFF	Power failure		
RUN	ON	D2–CM has established communication with PLC		
(Green)	OFF	D2-CM has not established communication with PLC		
DIAG	ON	Hardware watch-dog failure		
(Red)	ON/OFF	I/O module failure (ON 500ms / OFF 500ms)		
	OFF	No D2–CM error		

D2-EM Local Expansion Module

The D2–EM expansion unit is attached to the right side of each base in the expansion system, including the local CPU base. (All bases in the local expansion system must be the new (–1) bases). The D2–EMs on each end of the expansion system should have the TERM (termination) switch placed in the ON position. The expansion units between the endmost bases should have the TERM switch placed in the OFF position. The CPU base can be located at any base position in the expansion system. The bases are connected in a daisy–chain fashion using the D2–EXCBL–1 (category 5 straight–through cable with RJ45 connectors). Either of the RJ45 ports (labelled A and B) can be used to connect one expansion base to another.

ACTIVE
TEFM
ON
OFF


Ex pansion Mo dule

The status indicator LEDs on the D2–EM front panels have specific functions which can help in programming and troubleshooting.

D2-EM Indicator	Status	Meaning
ACTIVE	ON	D2–EM is communicating with other D2–EM
(Green)	OFF	D2-EM is not communicating with other D2-EM

D2-EXCBL-1 Local Expansion Cable


The category 5 straight—through D2–EXCBL—1 (1m) is used to connect the D2–EM expansion modules together. If longer cable lengths are required, we recommend that you purchase a commercially manufactured cable with RJ45 connectors already attached. The maximum total expansion system cable length is 30m (98ft.). **Do not use Ethernet hubs** to connect the local expansion network together.



Note: Commercially available Patch (Straight–through) Category 5, UTP cables will work in place of the D2–EXCBL–1. The D2–EM modules only use the wires connected to pins 3 and 6 as shown above.

DL260 Local Expansion System

The D2–260 supports local expansion up to five total bases (one CPU base + four local expansion bases) and up to a maximum of 1280 total I/O points. An example local expansion system is shown below. All local and expansion I/O points are updated on every CPU scan. **No specialty modules can be located in the expansion bases** (refer to the Module Placement Table earlier in this chapter for restrictions).




- The CPU base can be located at any base position in the expansion system.
- All discrete and analog modules are supported in the expansion bases.
 Specialty modules are not supported in the expansion bases.
- The D2–CMs do not have to be in successive numerical order, however, the numerical rotary selection determines the X and Y addressing order. The CPU will recognize the local and expansion I/O on power–up. Do not duplicate numerial selections.
- The TERM (termination) switch on the two endmost D2–EMs must be in the ON position. The other D2–EMs in between should be in the OFF position.
- Use the D2–EXCBL–1 or equivalent cable to connect the D2–EMs together. Either of the RJ45 ports (labelled A and B) on the D2–EM can be used to connect one base to another.



NOTE: When applying power to the CPU (DL250–1/260) and local expansion bases, make sure the expansion bases power up at the same time or before the CPU base. Expansion bases that power up after the CPU base will not be recognized by the CPU. (See chapter 3 Initialization Process timing specifications)

DL250-1 Local Expansion System

The D2–250–1 supports local expansion up to three total bases (one CPU base + two local expansion bases) and up to a maximum of 768 total I/O points. An example local expansion system is shown below. All local and expansion I/O points are updated on every CPU scan. **No specialty modules can be located in the expansion bases** (refer to the Module Placement Table earlier in this chapter for restrictions).



- The CPU base can be located at any base position in the expansion system.
- All discrete and analog modules are supported in the expansion bases.
 Specialty modules are not supported in the expansion bases.
- The D2-CMs do not have to be in successive numerical order, however, the numerical rotary selection determines the X and Y addressing order. The CPU will recognize the local and expansion I/O on power-up. Do not duplicate numerial selections.
- The TERM (termination) switch on the two endmost D2–EMs must be in the ON position. The other D2–EMs in between should be in the OFF position.
- Use the D2–EXCBL–1 or equivalent cable to connect the D2–EMs together. Either of the RJ45 ports (labelled A and B) on the D2–EM can be used to connect one base to another.

Expansion Base

The bit settings in V-memory registers V7741 and V7742 determine the expansion Output Hold Option bases' outputs response to a communications failure. The CPU will exit the RUN mode to the STOP mode when an expansion base communications failure occurs. If the Output Hold bit is ON, the outputs on the corresponding module will hold their last state when a communication error occurs. If OFF (default), the outputs on the module unit will turn off in response to an error. The setting does not have to be the same for all the modules on an expansion base.

> The selection of the output mode will depend on your application. You must consider the consequences of turning off all the devices in one or all expansion bases at the same time vs. letting the system run "steady state" while unresponsive to input changes. For example, a conveyor system would typically suffer no harm if the system were shut down all at once. In a way, it is the equivalent of an "E-STOP". On the other hand, for a continuous process such as waste water treatment, holding the last state would allow the current state of the process to continue until the operator can intervene manually.

> V7741 and V7742 are reserved for the expansion base Output Hold option. The bit definitions are as follows:

> > Bit = 0Output Off (Default) Output Hold Bit = 1

D2-CM Expansion Base Hold Output										
Expansion Base No.	V–me Regi		Slot 0	Slot 1	Slot 2	Slot 3	Slot 4	Slot 5	Slot 6	Slot 7
Exp. Base 1	V7741	Bit	0	1	2	3	4	5	6	7
Exp. Base 2			8	9	10	11	12	13	14	15
Exp. Base 3	V7742	Bit	0	1	2	3	4	5	6	7
Exp. Base 4			8	9	10	11	12	13	14	15


WARNING: Selecting "HOLD LAST STATE" means that outputs on the expansion bases will not be under program control in the event of a communications failure. Consider the consequences to process operation carefully before selecting this mode.

Enabling I/O Configuration Check using DirectSOFT32

Enabling the I/O Config Check will force the CPU, at power up, to examine the local and expansion I/O configuration before entering the RUN mode. If there is a change in the I/O configuration, the CPU will not enter the RUN mode. For example, if local expansion base #1 does not power up with the CPU and the other expansion bases, the I/O Configuration Check will prevent the CPU from entering the RUN mode. If the I/O Configuration check is disabled and automatic addressing is used, the CPU would assign addresses from expansion base #1 to base #2 and possibly enter the RUN mode. This is not desirable, and can be prevented by enabling the I/O Configuration check.

Manual addressing can be used to manually assign addresses to the I/O modules. This will prevent any automatic addressing re—assignments by the CPU. The I/O Configuration Check can also be used with manual addressing.

To display the I/O Config Check window, use *Direct*SOFT32>PLC menu>Setup>I/O Config Check.



Remote I/O Expansion

How to Add Remote I/O Channels




Remote I/O is useful for a system that has a sufficient number of sensors and other field devices located a relative long distance away (up to 1000 meters, or 3050 feet) from the more central location of the CPU. The methods of adding remote I/O are:

- DL240 CPUs: Remote I/O requires a remote master module (D2–RMSM) to be installed in the local base. The CPU updates the remote master, then the remote master handles all communication to and from the remote I/O base by communicating to the remote slave module (D2–RSSS) installed in each remote base.
- DL250-1 and D2-260 CPU: The CPU's comm port 2 features a built-in Remote I/O channel. You may also use up to 7 D2-RMSM remote masters in the local base as described above (you can use either or both methods).

	DL230	DL240	DL250-1	DL260
Maximum number of Remote Masters supported in the local CPU base (1 channel per Remote Master)	none	2	8	8
CPU built-in Remote I/O channels	none	none	1	1
Maximum I/O points supported by each channel	none	2048	2048	2048
Maximum Remote I/O points supported	none	limited by total references available		
Maximum number of remote I/O bases per channel (RM–NET)	none	7	7	7
Maximum number of remote I/O bases per channel (SM-NET)	none	31	31	31

Remote I/O points map into different CPU memory locations, therefore it does not reduce the number of local I/O points. Refer to the DL205 Remote I/O manual for details on remote I/O configuration and numbering. Configuring the built-in remote I/O channel is described in the following section.

The following figure shows 1 CPU base, and one remote I/O channel with seven remote bases. If the CPU is a DL250–1 or DL260, adding the first remote I/O channel does not require installing a remote master module (use the CPU's built-in remote I/O channel).



Configuring the CPU's Remote I/O Channel




This section describes how to configure the DL250–1 and DL260's built-in remote I/O channel. Additional information is in the Remote I/O manual, D2–REMIO–M, which you will need in configuring the Remote slave units on the network. You can use the D2–REMIO–M manual exclusively when using regular Remote Masters and Remote Slaves for remote I/O in any DL205 system.

The DL250–1 and DL260 CPU's built-in remote I/O channel has the same capability as a RM–Net Remote Master module, the D2–RMSM. Specifically, it can communicate with up to seven remote bases containing a maximum of 2048 I/O points per channel, at a maximum distance of 1000 meters. If required, you can still use Remote Master modules in the local CPU base (2048 I/O points on each channel).

You may recall from the CPU specifications in Chapter 3 that the DL250–1 and DL260's Port 2 is capable of several protocols. To configure the port using the Handheld Programmer, use AUX 56 and follow the prompts, making the same choices as indicated below on this page. To configure the port in *Direct*SOFT32, choose the PLC menu, then Setup, then Setup Secondary Comm Port...

- Port: From the port number list box at the top, choose "Port 2".
- **Protocol:** Click the check box to the left of "Remote I/O" (called "M-NET" on the HPP), and then you'll see the dialog box shown below.



- Memory Address: Choose a V-memory address to use as the starting location of a Remote I/O configuration table (V37700 is the default). This table is separate and independent from the table for any Remote Master(s) in the system.
- Station Number: Choose "0" as the station number, which makes the DL250–1 or DL260 the master. Station numbers 1–7 are reserved for remote slaves.
- Baud Rate: The baud rates 19200 and 38400 are available. Choose 38400 initially as the remote I/O baud rate, and revert to 19200 baud if you experience data errors or noise problems on the link. Important: You must configure the baud rate on the Remote Slaves (via DIP switches) to match the baud rate selection for the CPU's Port 2.




Then click the button indicated to send the Port 2 configuration to the CPU, and click Close.


The next step is to make the connections between all devices on the Remote I/O link.

The location of the Port 2 on the DL250–1 and DL260 is on the 15-pin connector , as pictured to the right.

•		0
•	Pin 7	Signal GND
•	Pin 9	TXD+
•	Pin 10	TXD-
•	Pin 13	RXD+
•	Pin 6	RXD-




Now we are ready to discuss wiring the DL250–1 or DL260 to the remote slaves on the remote base(s). The remote I/O link is a 3-wire, half-duplex type. Since Port 2 of the DL250–1 and DL260 CPU is a 5-wire full duplex–capable port, we must jumper its transmit and receive lines together as shown below (converts it to 3-wire, half-duplex).



The twisted/shielded pair connects to the DL250–1 or DL260 Port 2 as shown. Be sure to connect the cable shield wire to the signal ground connection. A termination resistor must be added externally to the CPU, as close as possible to the connector pins. Its purpose is to minimize electrical reflections that occur over long cables. Be sure to add the jumper at the last slave to connect the required internal termination resistor.

Ideally, the two termination resistors at the cables opposite ends and the cable's rated impedance will all three match. For cable impedances greater than 150 ohms, add a series resistor at the last slave as shown to the right. If less than 150 ohms, parallel a matching resistance across the slave's pins 1 and 2 instead.

Remember to size the termination resistor at Port 2 to match the cables rated impedance. The resistance values should be between 100 and 500 ohms.



Configure Remote I/O Slaves

After configuring the DL250-1 or DL260 CPU's Port 2 and wiring it to the remote slave(s), use the following checklist to complete the configuration of the remote slaves. Full instructions for these steps are in the Remote I/O manual.

- Set the baud rate to match CPU's Port 2 setting.
- Select a station address for each slave, from 1 to 7. Each device on the remote link *must* have a unique station address. There can be only one master (address 0) on the remote link.

Configuring the Remote I/O Table

The beginning of the configuration table for the built-in remote I/O channel is the memory address we selected in the Port 2 setup.

The table consists of blocks of four words which correspond to each slave in the system, as shown to the right. The first four table locations are reserved.


The CPU reads data from the table after powerup, interpreting the four data words in each block with these meanings:


- 1. Starting address of slave's input data
- 2. Number of slave's input points
- 3. Starting address of outputs in slave
- 4. Number of slave's output points

The table is 32 words long. If your system has fewer than seven remote slave bases, then the remainder of the table must be filled with zeros. For example, a 3–slave system will have a remote configuration table containing 4 reserved words,12 words of data and 16 words of "0000".

A portion of the ladder program must configure this table (only once) at powerup. Use the LDA instruction as shown to the right, to load an address to place in the table. Use the regular LD constant to load the number of the slave's input or output points.


The following page gives a short program example for one slave.





Consider the simple system featuring Remote I/O shown below. The DL250–1 or DL260's built-in Remote I/O channel connects to one slave base, which we will assign a station address=1. The baud rates on the master and slave will be 38.4KB.

We can map the remote I/O points as any type of I/O point, simply by choosing the appropriate range of V-memory. Since we have plenty of standard I/O addresses available (X and Y), we will have the remote I/O points start at the next X and Y addresses after the main base points (X60 and Y40, respectively).




Γ			Domoto	Slave Wo	wlcoboot				
ı	Pemo	ta Rasa Adı	dress 1		rksneet				
	Slot	Module	INIDI	_, ,	OUTPUT				
	Number		Input Addr.	No. Inputs	Output Addr.	No.Outputs			
	0	08ND3S	X060	8					
	1	08ND3S	X070	8					
	2	08TD1			Y040	8			
	3	08TD1			Y050	8			
	4								
	5								
	6								
	7								
	Input Bit Start Address: X060 V-Memory Address: V 40403								
					Total Input Po	oints16_			
	Output	Bit Start	Address:_	Y040 V-M	emory Addres	ss:V_40502_			
	Total Output Points 16								

Remote I/O Setup Program

Using the Remote Slave Worksheet shown above can help organize our system data in preparation for writing our ladder program (a blank full-page copy of this worksheet is in the Remote I/O Manual). The four key parameters we need to place in our Remote I/O configuration table are in the lower right corner of the worksheet. You can determine the address values by using the memory map given at the end of Chapter 3, CPU Specifications and Operation.


The program segment required to transfer our worksheet results to the Remote I/O configuration table is shown to the right. Remember to use the LDA or LD instructions appropriately.

The next page covers the remainder of the required program to get this remote I/O link up and running.



When configuring a Remote I/O channel for fewer than 7 slaves, we must fill the remainder of the table with zeros. This is necessary because the CPU will try to interpret any non-zero number as slave information.

We continue our setup program from the previous page by adding a segment which fills the remainder of the table with zeros. The example to the right fills zeros for slave numbers 2–7, which do not exist in our example system.



On the last rung in the example program above, we set a special relay contact C740. This particular contact indicates to the CPU the ladder program has finished specifying a remote I/O system. At that moment the CPU begins remote I/O communications. Be sure to include this contact after any Remote I/O setup program.

Remote I/O Test Program

Now we can verify the remote I/O link and setup program operation. A simple quick check can be done with one rung of ladder, shown to the right. It connects the first input of the remote base with the first output. After placing the PLC in RUN mode, we can go to the remote base and activate its first input. Then its first output should turn on.

Network Connections to MODBUS® and DirectNet

For DirectNet



For MODBUS RTU



Configuring Port 2 This section describes how to configure the CPU's built-in networking ports for either MODBUS or *Direct*NET. This will allow you to connect the DL205 PLC system directly to MODBUS networks using the RTU protocol, or to other devices on a **Direct**NET network. MODBUS hosts system on the network must be capable of issuing the MODBUS commands to read or write the appropriate data. For details on the MODBUS protocol, please refer to the Gould MODBUS Protocol reference Guide (P1-MBUS-300 Rev. J). In the event a more recent version is available, check with your MODBUS supplier before ordering the documentation. For more details on *Direct*NET, order our *Direct*NET manual, part number DA-DNET-M.


> You will need to determine whether the network connection is a 3-wire RS-232 type, or a 5-wire RS-422 type. Normally, the RS-232 signals are used for shorter distances (15 meters max), for communications between two devices. RS-422 signals are for longer distances (1000 meters max.), and for multi-drop networks (from 2 to 247 devices). Use termination resistors at both ends of RS-422 network wiring, matching the impedance rating of the cable (between 100 and 500 ohms).

RS-422 Multi-drop Network

RS-232C

Point-to-point

DTE Device





6-pin Female Modular Connector

Port 1 Pinouts (DL250-1 / DL260)									
1	0V	Power (–) connection (GND)							
2	5V	Power (+) conection							
3	RXD	Receive Data (RS232C)							
4	TXD	Transmit Data (RS232C							
5	5V	Power (+) conection							
6	0V	Power (–) connection (GND)							

Port	2 Pin	Descriptions (DL240 only)
1	0V	Power (–) connection (GND)
2	5V	Power (+) conection
3	RXD	Receive Data (RS232C)
4	TXD	Transmit Data (RS232C
5	RTS	Request to Send
6	0V	Power (–) connection (GND)

	6		
1	•	•	11
•	•	•	
•	•	•	
	•		
	•		
5	10		15

15-pin Female D Connector

Po	rt 2 Pin [Descriptions (DL250-1 / DL260)
1	5V	5 VDC
2	TXD2	Transmit Data (RS232C)
3	RXD2	Receive Data (RS232C)
4	RTS2	Ready to Send (RS-232C)
5	CTS2	Clear to Send (RS-232C)
6	RXD2-	Receive Data – (RS-422) (RS-485 DL260)
7	0V	Logic Ground
8	0V	Logic Ground
9	TXD2+	Transmit Data + (RS-422) (RS-485 DL260)
10	TXD2 –	Transmit Data – (RS-422) (RS-485 DL260)
44		
11	RTS2 +	Request to Send + (RS-422) (RS-485 DL260)
12		Request to Send + (RS-422) (RS-485 DL260) Request to Send - (RS-422)(RS-485 DL260)
12	RTS2 -	Request to Send – (RS–422)(RS–485 DL260)

The recommended cable for RS422 is Belden 9729 or equivalent.


Note: The DL260 supports RS-485 multi-drop networking. See the Network Master Operation (DL260 Only) section later in this chapter for details.

MODBUS Port Configuration



In *Direct*SOFT32, choose the PLC menu, then Setup, then "Secondary Comm Port".

- Port: From the port number list box at the top, choose "Port 2".
- Protocol: Click the check box to the left of "MODBUS" (use AUX 56 on the HPP, and select "MBUS"), and then you'll see the dialog box below.



- **Timeout:** amount of time the port will wait after it sends a message to get a response before logging an error.
- RTS On Delay Time: The amount of time between raising the RTS line and sending the data.
- RTS Off Delay Time: The amount of time between resetting the RTS line after sending the data.
- Station Number: For making the CPU port a MODBUS[®] master, choose "1". The possible range for MODBUS slave numbers is from 1 to 247, but the DL250–1 and DL260 WX and RX network instructions used in Master mode will access only slaves 1 to 90. Each slave must have a unique number. At powerup, the port is automatically a slave, unless and until the DL250–1 or DL260 executes ladder logic network instructions which use the port as a master. Thereafter, the port reverts back to slave mode until ladder logic uses the port again.
- Baud Rate: The available baud rates include 300, 600, 900, 2400, 4800, 9600, 19200, and 38400 baud. Choose a higher baud rate initially, reverting to lower baud rates if you experience data errors or noise problems on the network. Important: You must configure the baud rates of all devices on the network to the same value. Refer to the appropriate product manual for details.
- Stop Bits: Choose 1 or 2 stop bits for use in the protocol.
- Parity: Choose none, even, or odd parity for error checking.




Then click the button indicated to send the Port configuration to the CPU, and click Close.

DirectNET Port Configuration



In *Direct*SOFT32, choose the PLC menu, then Setup, then "Secondary Comm Port".

- Port: From the port number list box, choose "Port 2".
- **Protocol**: Click the check box to the left of "DirectNET" (use AUX 56 on the HPP, then select "DNET"), and then you'll see the dialog box below.



- **Timeout:** amount of time the port will wait after it sends a message to get a response before logging an error.
- RTS On Delay Time: The amount of time between raising the RTS line and sending the data.
- RTS Off Delay Time: The amount of time between resetting the RTS line after sending the data.
- Station Number: For making the CPU port a *Direct*NET master, choose "1". The allowable range for *Direct*NET slaves is from 1 to 90 (each slave must have a unique number). At powerup, the port is automatically a slave, unless and until the DL250–1 or DL260 executes ladder logic instructions which attempt to use the port as a master. Thereafter, the port reverts back to slave mode until ladder logic uses the port again.
- Baud Rate: The available baud rates include 300, 600, 900, 2400, 4800, 9600, 19200, and 38400 baud. Choose a higher baud rate initially, reverting to lower baud rates if you experience data errors or noise problems on the network. Important: You must configure the baud rates of all devices on the network to the same value.
- **Stop Bits:** Choose 1 or 2 stop bits for use in the protocol.
- Parity: Choose none, even, or odd parity for error checking.
- Format: Choose hex or ASCII formats.




Then click the button indicated to send the Port configuration to the CPU, and click Close.

Network Slave Operation



This section describes how other devices on a network can communicate with a CPU port that you have configured as a *Direct*NET slave (DL240/250–1/260) or MODBUS slave (DL250–1, DL260). A MODBUS host must use the MODBUS RTU protocol to communicate with the DL250–1 or DL260 as a slave. The host software must send a MODBUS function code and MODBUS address to specify a PLC memory location the DL250–1 or DL260 comprehends. The *Direct*NET host uses normal I/O addresses to access applicable DL205 CPU and system. No CPU ladder logic is required to support either MODBUS slave or *Direct*NET slave operation.

MODBUS Function Codes Supported



The MODBUS function code determines whether the access is a read or a write, and whether to access a single data point or a group of them. The DL250–1 and DL260 support the MODBUS function codes described below.

MODBUS Function Code	Function	DL205 Data Types Available
01	Read a group of coils	Y, C, T, CT
02	Read a group of inputs	X, SP
05	Set / Reset a single coil (slave only)	Y, C, T, CT
15	Set / Reset a group of coils	Y, C, T, CT
03, 04	Read a value from one or more registers	V
06	Write a value into a single register (slave only)	V
16	Write a value into a group of registers	V

Determining the MODBUS Address

There are typically two ways that most host software conventions allow you to specify a PLC memory location. These are:

- By specifying the MODBUS data type and address
- By specifying a MODBUS address only.

Requires the Data Type and Address...

If Your Host Software Many host software packages allow you to specify the MODBUS data type and the MODBUS address that corresponds to the PLC memory location. This is the easiest method, but not all packages allow you to do it this way.

> The actual equation used to calculate the address depends on the type of PLC data you are using. The PLC memory types are split into two categories for this purpose.

- Discrete X, SP, Y, C, S, T, CT (contacts)
- Word V, Timer current value, Counter current value

In either case, you basically convert the PLC octal address to decimal and add the appropriate MODBUS address (if required). The table below shows the exact equation used for each group of data.

DL250-1 Memory Type	QTY (Dec.)	PLC Range (Octal)	MODBUS Address Range (Decimal)	MODBUS Data Type	
For Discrete Data Types	Convert F	Start of Range +	Data Type		
Inputs (X)	512	X0 – X777	2048 – 2560	Input	
Special Relays (SP)	512	SP0 - SP137 SP320 - SP717	3072 – 3167 3280 – 3535	Input	
Outputs (Y)	512	Y0 – Y777	2048 – 2560	Coil	
Control Relays (C)	1024	C0 - C1777	3072 – 4095	Coil	
Timer Contacts (T)	256	T0 – T377	6144 – 6399	Coil	
Counter Contacts (CT)	128	CT0 - CT177	6400 – 6271	Coil	
Stage Status Bits (S)	1024	S0 – S1777	5120 – 6143	Coil	
For Word Data Types	Convert	PLC Addr. to Dec.	+	Data Type	
Timer Current Values (V)	256	V0 – V377	0 – 255	Input Register	
Counter Current Values (V)	128	V1000 – V1177	512 – 639	Input Register	
V Memory, user data (V)	3072 4096	V1400 - V7377 V10000 - V17777	768 – 3839 4096 – 8191	Holding Register	
V Memory, system (V)	256	V7400 – V7777	3480 – 3735	Holding Register	

The following examples show how to generate the MODBUS address and data type for hosts which require this format.

Example 1: V2100

Find the MODBUS address for User V location V2100.

1. Find V memory in the table.

V Memory, user data (V)

- 2. Convert V2100 into decimal (1088).
- 3. Use the MODBUS data type from the table.

3072

12288

V1400

V10000-V37777

Ρ	LC Addr	ess	(Dec.)	+ Data Type							
V	V2100 = 1088 decimal										
1(1088 + Hold. Reg. = Holding Reg. 1088										
	\										
77	768	-	3839	Holding Register							
	4096	_	16383								

PLC Addr. (Dec) + Start Addr. + Data Type

Coil 2064

Coil 3116

Y20 = 16 decimal

16 + 2048 + Coil =

Example 2: Y20

Find the MODBUS address for output Y20.

- Find Y outputs in the table.
- Convert Y20 into decimal (16).
- 4.

3.	(2048).	iddress	for the i	rang	ge					
4.	4. Use the MODBUS data type from the table.									
								\		
0	utputs (Y)	1024	Y0	-	Y1777	2048	-	3071	Coil	

Value

Example 3: T10 Current Find the MODBUS address to obtain the current value from Timer T10.

- 1. Find Timer Current Values in the table.
- 2. Convert T10 into decimal (8).

Timer Current Values (V)

3. Use the MODBUS data type from the table.

256

V0

-	10 = 8 0 + Input			ut Reg. 8
V377	C) –	255	Input Registe

C54 = 44 decimal


44 + 3072 + Coil =

PLC Address (Dec.) + Data Type

Example 4: C54

Find the MODBUS address for Control Relay PLC Addr. (Dec) + Start Addr. +Data Type C54.

- 1. Find Control Relays in the table.
- 2. Convert C54 into decimal (44).
- Add the starting address for the range (3072).



If Your MODBUS Host Software Requires an Address ONLY Some host software does not allow you to specify the MODBUS data type and address. Instead, you specify an address only. This method requires another step to determine the address, but it's still fairly simple. Basically, MODBUS also separates the data types by address ranges as well. So this means an address alone can actually describe the type of data and location. This is often referred to as "adding the offset". One important thing to remember here is that two different addressing modes may be available in your host software package. These are:

- 484 Mode
- 584/984 Mode

We recommend that you use the 584/984 addressing mode if your host software allows you to choose. This is because the 584/984 mode allows access to a higher number of memory locations within each data type. If your software only supports 484 mode, then there may be some PLC memory locations that will be unavailable. The actual equation used to calculate the address depends on the type of PLC data you are using. The PLC memory types are split into two categories for this purpose.

- Discrete X, SP, Y, R, S, T, CT (contacts)
- Word V, Timer current value, Counter current value

In either case, you basically convert the PLC octal address to decimal and add the appropriate MODBUS addresses (as required). The table below shows the exact equation used for each group of data.

DL250-1 Memory Type	QTY (Dec.)	PLC Ra (Oct	_	MODBUS Address Rang (Decimal)		Range	484 Mode Address	584/984 Mode Address	MODBUS Data Type
For Discrete Data Types .	Conv	ert PLC Add	lr. to Dec.	+ Start o	f R	ange	+ Appropri	ate Mode A	ddress
Inputs (X)	512	X0 -	X777	2048 -	-	2560	1001	10001	Input
Special Relays (SP)	512	SP0 – SP320 –	SP137 SP717	3072 - 3280 -		3167 3535	1001	10001	Input
Outputs (Y)	512	Y0 -	Y777	2048 -	-	2560	1	1	Coil
Control Relays (C)	1024	C0 -	C1777	3072 -	_	4095	1	1	Coil
Timer Contacts (T)	256	T0 -	T377	6144 -	_	6399	1	1	Coil
Counter Contacts (CT)	128	CT0 -	CT177	6400 -	_	6527	1	1	Coil
Stage Status Bits (S)	1024	S0 -	S1777	5120 -	_	6143	1	1	Coil
For Word Data Types	Conver	t PLC Addr	to Dec.	+	•		Appropria	te Mode Ac	Idress
Timer Current Values (V)	256	V0 -	V377	0 -	-	255	3001	30001	Input Reg.
Counter Current Values (V)	128	V1000 -	V1177	512 -	_	639	3001	30001	Input Reg
V Memory, user data (V)	3072 4096	V1400 - V10000 -	V7377 V17777	768 - 4096 -		3839 8192	4001	40001	Hold Reg.
V Memory, system (V)	320	V700 – V7400 –	V777 V7777	448 - 3840 -		768 3735	4001	40001	Hold Reg.

V Memory, system (V)

The following examples show how to generate the MODBUS addresses for hosts which require this format.

Example 1: V2100 584/984 Mode

Find the MODBUS address for User V location V2100.

- 1. Find V memory in the table.
- 2. Convert V2100 into decimal (1088).

320

3. Add the MODBUS starting address for the mode (40001).

V700

V7400 - V7777

е			•			
	448 3840	_	768 3735	4001	40001	Hold Reg.

PLC Addr. (Dec) + Start Addr. + Mode

PLC Address (Dec.) + Mode Address

V2100 = 1088 decimal

Y20 = 16 decimal

+ 2048 + 1 = **2065**

1088 + 40001 = **41089**

Example 2: Y20 584/984 Mode

Find the MODBUS address for output Y20.

- 1. Find Y outputs in the table.
- 2. Convert Y20 into decimal (16).
- 3. Add the starting address for the range (2048).
- 4. Add the MODBUS address for the mode

(1).					/			\		
Outputs (Y)	1024	Y0	-	Y1777	2048	-	3071	1	1	Coil


V777

Value 484 Mode

Example 3: T10 Current Find the MODBUS address to obtain the current value from Timer T10.

- 1. Find Timer Current Values in the table.
- 2. Convert T10 into decimal (8).
- 3. Add the MODBUS starting address for the mode (3001).

PLC Address	(Dec.)	+	Mode	Add	iress
-------------	--------	---	------	-----	-------



Timer Current Values (V)	256	V0 -	V377	0	-	255	3001	30001	Input Reg.

Example 4: C54 584/984 Mode

Find the MODBUS address for Control Relay PLC Addr. (Dec) + Start Address + Mode C54.

- 1. Find Control Relays in the table.
- 2. Convert C54 into decimal (44).
- 3. Add the starting address for the range
- 4. Add the MODBUS address for the mode (1).

C₀

2048

C54 = 44 decimal	
44 + 3072 + 1 = 3117	
<u> </u>	



Determining the DirectNET Address



Addressing the memory types for *Direct*NET slaves is very easy. Use the ordinary native address of the slave device itself. To access a slave PLC's memory address V2000 via DirectNET, for example, the network master will request V2000 from the slave.


C3777

Control Relays (C)


Network Master Operation



This section describes how the DL250–1 and DL260 can communicate on a MODBUS or *Direct*NET network as a master. For MODBUS networks, it uses the MODBUS RTU protocol, which must be interpreted by all the slaves on the network. Both MODBUS and *Direct*Net are single master/multiple slave networks. The master is the only member of the network that can initiate requests on the network. This section teaches you how to design the required ladder logic for network master operation.



When using the DL250-1 or DL260 CPU as the master station, you use simple RLL instructions to initiate the requests. The WX instruction initiates network write operations, and the RX instruction initiates network read operations. Before executing either the WX or RX commands, we will need to load data related to the read or write operation onto the CPU's accumulator stack. When the WX or RX instruction executes, it uses the information on the stack combined with data in the instruction box to completely define the task, which goes to the port.



The following step-by-step procedure will provide you the information necessary to set up your ladder program to receive data from a network slave.

Step 1: Identify Master Port # and Slave #

The first Load (LD) instruction identifies the communications port number on the network master (DL250–1/260) and the address of the slave station. This instruction can address up to 90 MODBUS slaves, or 90 *Direct*NET slaves. The format of the word is shown to the right. The "F1" in the upper byte indicates the use of the bottom port of the DL250–1/260 CPU, port number 2. The lower byte contains the slave address number in BCD (01 to 90).

Slave address (BCD)

— CPU bottom port (BCD)

Internal port (hex)

— LD

KF101

— 1 2 8 (BCD)

Step 2: Load Number of Bytes to Transfer

The second Load (LD) instruction determines the number of bytes which will be transferred between the master and slave in the subsequent WX or RX instruction. The value to be loaded is in BCD format (decimal), from 1 to 128 bytes.

_ 1 2 8	(BCD)
<u> </u>	
└─ # of byt	es to transfer
LD K128	

The number of bytes specified also depends on the type of data you want to obtain. For example, the DL205 Input points can be accessed by V-memory locations or as X input locations. However, if you only want X0-X27, you'll have to use the X input data type because the V-memory locations can only be accessed in 2-byte increments. The following table shows the byte ranges for the various types of $\textbf{Direct} \text{LOGIC}^{\text{TM}}$ products.

DL 205 / 405 Memory	Bits per unit	Bytes
V memory	16	2
T / C current value	16	2
Inputs (X, SP)	8	1
Outputs (Y, C, Stage, T/C bits)	8	1
Scratch Pad Memory	8	1
Diagnostic Status	8	1


DL305 Memory	Bits per unit	Bytes
Data registers	8	1
T / C accumulator	16	2
I/O, internal relays, shift register bits, T/C bits, stage bits	1	1
Scratch Pad Memory	8	2
Diagnostic Status(5 word R/W)	16	10

Step 3: Specify Master Memory Area

The third instruction in the RX or WX sequence is a Load Address (LDA) instruction. Its purpose is to load the starting address of the memory area to be transferred. Entered as an octal number, the LDA instruction converts it to hex and places the result in the accumulator.

For a WX instruction, the DL250–1/260 CPU sends the number of bytes previously specified from its memory area beginning at the LDA address specified.


For an RX instruction, the DL250–1/260 CPU reads the number of bytes previously specified from the slave, placing the received data into its memory area beginning at the LDA address specified.



NOTE: Since V memory words are always 16 bits, you may not always use the whole word. For example, if you only specify 3 bytes and you are reading Y outputs from the slave, you will only get 24 bits of data. In this case, only the 8 least significant bits of the last word location will be modified. The remaining 8 bits are not affected.

Step 4: Specify Slave Memory Area

The last instruction in our sequence is the WX or RX instruction itself. Use WX to write to the slave, and RX to read from the slave. All four of our instructions are shown to the right. In the last instruction, you must specify the starting address and a valid data type for the slave.




- DirectNET slaves specify the same address in the WX and RX instruction as the slave's native I/O address
- MODBUS DL405 or DL205 slaves specify the same address in the WX and RX instruction as the slave's native I/O address
- MODBUS 305 slaves use the following table to convert DL305 addresses to MODBUS addresses

DL305 Series CPU Memory Type-to-MODBUS Cross Reference					
PLC Memory type	PLC base address	MODBUS base addr.	PLC Memory Type	PLC base address	MODBUS base addr.
TMR/CNT Current Values	R600	V0	TMR/CNT Status Bits	CT600	GY600
I/O Points	IO 000	GY0	Control Relays	C160	GY160
Data Registers	R401, R400	V100	Shift Registers	SR400	GY400
Stage Status Bits (D3-330P only)	S0	GY200		•	

Communications from a Ladder Program

Typically network communications will last longer than 1 scan. The program must wait for the communications to finish before starting the next transaction.

Port Communication Error



The port which can be a master has two Special Relay contacts associated with it (see Appendix D for comm port special relays). One indicates "Port busy" (SP116), and the other indicates "Port Communication Error" (SP117). The example above shows the use of these contacts for a network master that only reads a device (RX). The "Port Busy" bit is on while the PLC communicates with the slave. When the bit is off the program can initiate the next network request.


The "Port Communication Error" bit turns on when the PLC has detected an error. Use of this bit is optional. When used, it should be ahead of any network instruction boxes since the error bit is reset when an RX or WX instruction is executed.

Multiple Read and Write Interlocks


If you are using multiple reads and writes in the RLL program, you have to interlock the routines to make sure all the routines are executed. If you don't use the interlocks, then the CPU will only execute the first routine. This is because each port can only handle one transaction at a time.

In the example to the right, after the RX instruction is executed, C0 is set. When the port has finished the communication task, the second routine is executed and C0 is reset.


If you're using RLL PLUS Stage Programing, you can put each routine in a separate program stage to ensure proper execution and switch from stage to stage allowing only one of them to be active at a time.



Network MODBUS RTU Master Operation (DL260 only)



This section describes how the DL260 can communicate on a MODBUS RTU network as a master using the MRX and MWX read/write instructions. These instructions allow you to enter native MODBUS addressing in your ladder logic program with no need to perform octal to decimal conversions. MODBUS is a single master/multiple slave network. The master is the only member of the network that can initiate requests on the network. This section teaches you how to design the required ladder logic for network master operation.



Codes Supported



MODBUS Function The MODBUS function code determines whether the access is a read or a write, and whether to access a single data point or a group of them. The DL260 supports the MODBUS function codes described below.


MODBUS Function Code	Function	DL205 Data Types Available
01	Read a group of coils	Y, C, T, CT
02	Read a group of inputs	X, SP
05	Set / Reset a single coil (slave only)	Y, C, T, CT
15	Set / Reset a group of coils	Y, C, T, CT
03, 04	Read a value from one or more registers	V
06	Write a value into a single register (slave only)	V
07	Read Exception Status	V
08	Diagnostics	V
16	Write a value into a group of registers	V

MODBUS Port Configuration



In *Direct*SOFT32, choose the PLC menu, then Setup, then "Secondary Comm Port".

- **Port:** From the port number list box at the top, choose "Port 2".
- **Protocol:** Click the check box to the left of "MODBUS" (use AUX 56 on the HPP, and select "MBUS"), and then you'll see the dialog box below.



- **Timeout:** amount of time the port will wait after it sends a message to get a response before logging an error.
- RTS On Delay Time: The amount of time between raising the RTS line and sending the data.
- RTS Off Delay Time: The amount of time between resetting the RTS line after sending the data.
- Station Number: For making the CPU port a MODBUS[®] master, choose "1". The possible range for MODBUS slave numbers is from 1 to 247. Each slave must have a unique number. At powerup, the port is automatically a slave, unless and until the DL260 executes ladder logic MWX/MRX network instructions which use the port as a master. Thereafter, the port reverts back to slave mode until ladder logic uses the port again.
- **Baud Rate:** The available baud rates include 300, 600, 900, 2400, 4800, 9600, 19200, and 38400 baud. Choose a higher baud rate initially, reverting to lower baud rates if you experience data errors or noise problems on the network. Important: You must configure the baud rates of all devices on the network to the same value. Refer to the appropriate product manual for details.
- Stop Bits: Choose 1 or 2 stop bits for use in the protocol.
- Parity: Choose none, even, or odd parity for error checking.
- **Echo Suppression**: Select the appropriate radio button based on the wiring configuration used on port 2.




Then click the button indicated to send the Port configuration to the CPU, and click Close.

RS–485 Network




RS-485 signals are for longer distances (1000 meters max.), and for multi-drop networks. Use termination resistors at both ends of RS-485 network wiring, matching the impedance rating of the cable (between 100 and 500 ohms).



RS-232 Network

Normally, the RS–232 signals are used for shorter distances (15 meters max), for communications between two devices.




Por	rt 2 Pin C	Descriptions (DL260 only)
1	5V	5 VDC
2	TXD2	Transmit Data (RS232C)
3	RXD2	Receive Data (RS232C)
4	RTS2	Ready to Send (RS-232C)
5	CTS2	Clear to Send (RS-232C)
6	RXD2-	Receive Data – (RS–422 / RS485)
7	0V	Logic Ground
8	0V	Logic Ground
9	TXD2+	Transmit Data + (RS-422 / RS-485)
_10	TXD2 –	Transmit Data – (RS–422 / RS–485)
11	RTS2 +	Request to Send + (RS-422 / RS-485)
12	RTS2 -	Request to Send – (RS–422 / RS–485)
13	RXD2+	Receive Data + (RS-422 / RS-485)
14	CTS2 +	Clear to Send + (RS422 / RS-485)
15	CTS2 -	Clear to Send – (RS-422 / RS-485)

MODBUS (MRX)



The MODBUS Read from Network (MRX) instruction is used by the DL260 network master to Read from Network read a block of data from a connected slave device and to write the data into V-memory addresses within the master. The instruction allows the user to specify the MODBUS Function Code, slave station address, starting master and slave memory addresses, number of elements to transfer, MODBUS data format and the Exception Response Buffer.



- Port Number: must be DL260 Port 2 (K2)
- **Slave Address:** specify a slave station address (0–247)
- Function Code: The following MODBUS function codes are supported by the MRX instruction:
 - 01 Read a group of coils
 - 02 Read a group of inputs
 - 03 Read holding registers
 - 04 Read input registers
 - 07 Read Exception status
- Start Slave Memory Address: specifies the starting slave memory address of the data to be read. See the table on the following page.
- Start Master Memory Address: specifies the starting memory address in the master where the data will be placed. See the table on the following page.
- Number of Elements: specifies how many coils, inputs, holding registers or input register will be read. See the table on the following page.
- MODBUS Data Format: specifies MODBUS 584/984 or 484 data format to be used
- Exception Response Buffer: specifies the master memory address where the Exception Response will be placed. See the table on the following page.

MRX Slave Memory Address

MRX Slave Address Ranges				
Function Code	MODBUS Data Format	Slave Address Range(s)		
01 – Read Coil	484 Mode	1–999		
01 – Read Coil	584/984 Mode	1–65535		
02 - Read Input Status	484 Mode	1001–1999		
02 - Read Input Status	584/984 Mode	10001–19999 (5 digit) or 100001–165535 (6 digit)		
03 - Read Holding Register	484 Mode	4001–4999		
03 – Read Holding Register	584/984	40001–49999 (5 digit) or 4000001–465535 (6 digit)		
04 - Read Input Register	484 Mode	3001–3999		
04 – Read Input Register	584/984 Mode	30001–39999 (5 digit) or 3000001–365535 (6 digit)		
07 - Read Exception Status	484 and 584/984 Mode	n/a		

MRX Master Memory Addresses

MRX Master Memory Address Ranges				
Operand Data Type	DL260 Range			
Inputs	Х	0–1777		
Outputs	Y	0–1777		
Control Relays	С	0–3777		
Stage Bits	S	0–1777		
Timer Bits	Т	0–377		
Counter Bits	СТ	0–377		
Special Relays	SP	0–777		
V-memory	V	all (see page 3-53)		
Global Inputs	GX	0–3777		
Global Outputs	GY	0–3777		


MRX Number of Elements

Number of Elements				
Operand Data Type		DL260 Range		
V-memory	V	all (see page 3-53)		
Constant	K	Bits: 1–2000 Registers: 1–125		


MRX Exception Response Buffer

Exception Response Buffer		
Operand Data Type		DL260 Range
V-memory	V	all (see page 3-53)

MODBUS Write to Network (MWX)



The MODBUS Write to Network (MWX) instruction is used to write a block of data from the network masters's (DL260) memory to MODBUS memory addresses within a slave device on the network. The instruction allows the user to specify the MODBUS Function Code, slave station address, starting master and slave memory addresses, number of elements to transfer, MODBUS data format and the Exception Response Buffer.



- Port Number: must be DL260 Port 2 (K2)
- Slave Address: specify a slave station address (0–247)
- Function Code: The following MODBUS function codes are supported by the MWX instruction:
 - 05 Force Single coil
 - 06 Preset Single Register
 - 15 Force Multiple Coils
 - 16 Preset Multiple Registers
- Start Slave Memory Address: specifies the starting slave memory address where the data will be written.
- Start Master Memory Address: specifies the starting address of the data in the master that is to written to the slave.
- Number of Elements: specifies how many consecutive coils or registers will be written to. This field is only active when either function code 15 or 16 is selected.
- MODBUS Data Format: specifies MODBUS 584/984 or 484 data format to be used
- Exception Response Buffer: specifies the master memory address where the Exception Response will be placed

MWX Slave Memory Address

MWX Slave Address Ranges			
Function Code	MODBUS Data Format	Slave Address Range(s)	
05 – Force Single Coil	484 Mode	1–999	
05 – Force Single Coil	584/984 Mode	1–65535	
06 – Preset Single Register	484 Mode	4001–4999	
06 – Preset Single Register	584/984 Mode	40001–49999 (5 digit) or 400001–465535 (6 digit)	
15 – Force Multiple Coils	484	1–999	
15 – Force Multiple Coils	585/984 Mode	1–65535	
16 – Preset Multiple Registers	484 Mode	4001–4999	
16 – Preset Multiple Registers	584/984 Mode	40001–49999 (5 digit) or 4000001–465535 (6 digit)	

MWX Master Memory Addresses

MWX Master Memory Address Ranges			
Operand Data Type		DL260 Range	
Inputs	Х	0–1777	
Outputs	Y	0–1777	
Control Relays	С	0–3777	
Stage Bits	S	0–1777	
Timer Bits	Т	0–377	
Counter Bits	CT	0–377	
Special Relays	SP	0–777	
V-memory	V	all (see page 3-53)	
Global Inputs	GX	0–3777	
Global Outputs	GY	0–3777	

MWX Number of Elements

Number of Elements			
Operand Data Type		DL260 Range	
V-memory	V	all (see page 3-53)	
Constant	K	Bits: 1–2000 Registers: 1–125	

MWX Exception Response Buffer

Exception Response Buffer		
Operand Data Type		DL260 Range
V-memory	V	all (see page 3-53)

MRX / MWX Example in DirectSOFT32

DL260 port 2 has two Special Relay contacts associated with it (see Appendix D for comm port special relays). One indicates "Port busy" (SP116), and the other indicates "Port Communication Error" (SP117). The "Port Busy" bit is on while the PLC communicates with the slave. When the bit is off the program can initiate the next network request. The "Port Communication Error" bit turns on when the PLC has detected an error and use of this bit is optional. When used, it should be ahead of any network instruction boxes since the error bit is reset when an MRX or MWX instruction is executed. Typically network communications will last longer than 1 CPU scan. The program must wait for the communications to finish before starting the next transaction.

Multiple Read and Write Interlocks

If you are using multiple reads and writes in the RLL program, you have to interlock the routines to make sure all the routines are executed. If you don't use the interlocks, then the CPU will only execute the first routine. This is because each port can only handle one transaction at a time.In the example below, after the MRX instruction is executed, C100 is set. When the port has finished the communication task, the second routine is executed and C100 is reset. If you're using RLL PLUS Stage Programing, you can put each routine in a separate program stage to ensure proper execution and switch from stage to stage allowing only one of them to be active at a time.

SP116 will execute every time it attempts to poll the network. You should see this counting up as you enable the MWX and MRX instructions. Some things that would prevent this: 1.) Com Port RTS and CTS not jumpered. 2.) Port not setup for MODBUS RTU. 3.) Problem in logic that is not allowing the MWX or MRX to enable. Number of times that the Port 2 busy bit PLC has tried to poll SP116 network 1 CT0 FirstScan K9999 SP0 SP117 will come on when 1.) The slave device sends an "Exception Response". If this occurs, look at the V-memory location associated with that instruction and consult the MODICON MODBUS manual for details, 2.) Cabling problem. Consult wiring diagram in user manual and verify. 3.) Setting for communications are not matching. For example: Baud rates, parities, stop bits all must match. 4.) Polling a slave address number that doesn't exist. Under good conditions, SP116 will be counting up and SP117 will not. You will get an occasional error in many field environments that introduce electrical/RF noise into the application. Each application will dictate what an allowable "percentage" of error is acceptable. Anything below 10% typically does not affect the throughput very much. Port 2 error bit Number of times that the SP117 PLC has errored 2 CT1 _FirstScan K9999 SPO

This rung does a MODBUS write to the first holding register 40001 of slave address number one. It will writes the values over that reside in V2000. This particular Function code only writes to 1 register. Use Function code 16 to write to multiple registers. Only one Network instruction(WX, RX, MWX, MRX) can be enabled in one scan. That is the reason for the interlock bits. For using many network instructions on the same port, look at using the Shift Register instruction. Instruction interlock bit Port 2 busy bit MVVX SP116 C100 Port Number: K2 3 Slave Address: K1 Function Code: 06 - Preset Single Register Start Slave Memory Address : 40001 Start Master Memory Address: V2000 Number of Elements: n/a Modbus Data type: 584/984 Mode Exception Response Buffer: V400 Instruction interlock bit C100 (SET) This rung does a MODBUS read from the first 32 coils of slave address number one. It will place the values into 32 bits of the master starting at C0. Instruction interlock bit Port 2 busy bit MRX SP116 C100 Port Number: K2 Slave Address: K1 Function Code: 01 - Read Coil Status Start Slave Memory Address: Start Master Memory Address: C0 Number of Elements: 32 Modbus Data type: 584/984 Mode Exception Response Buffer: V400 Instruction interlock bit C100 RST)

DL260 Non-Sequence Protocol (ASCII In/Out and PRINT)


MODBUS Port Configuration



Configuring port 2 on the DL260 for Non–Sequence allows the CPU to use port 2 to either read or write raw ASCII strings using the ASCII instructions. **See the ASCII In/Out instructions and the PRINT instruction in chapter 5.**

In Direct SOFT32, choose the PLC menu, then Setup, then "Secondary Comm Port".

- **Port:** From the port number list box at the top, choose "Port 2".
- **Protocol:** Click the check box to the left of "Non–Sequence".



- **Timeout:** amount of time the port will wait after it sends a message to get a response before logging an error.
- RTS On Delay Time: The amount of time between raising the RTS line and sending the data.
- RTS Off Delay Time: The amount of time between resetting the RTS line after sending the data.
- Data Bits: Select either 7-bits or 8-bits to match the number of data bits specified for the connected devices.
- Baud Rate: The available baud rates include 300, 600, 900, 2400, 4800, 9600, 19200, and 38400 baud. Choose a higher baud rate initially, reverting to lower baud rates if you experience data errors or noise problems on the network. Important: You must configure the baud rates of all devices on the network to the same value. Refer to the appropriate product manual for details
- **Stop Bits:** Choose 1 or 2 stop bits to match the number of stop bits specified for the connected devices.
- Parity: Choose none, even, or odd parity for error checking. Be sure to match the parity specified for the connected devices.
- **Echo Suppression:** Select the appropriate radio button based on the wiring configuration used on port 2.
- Memory Address: Choose a V-memory address to use as the starting location for the port setup parameters listed below.


- Xon/Xoff Flow Control: Choose this selection if you have port 2 wired for Hardware Flow Control (Xon/Xoff) with RTS and CTS signal connected between all devices.
- RTS Flow Control: Choose this selection if you have Port 2 RTS signal wired between all devcies.



Then click the button indicated to send the Port configuration to the CPU, and click Close.


RS-485 Network

RS-485 signals are for long distances (1000 meters max.). Use termination resistors at both ends of RS-485 network wiring, matching the impedance rating of the cable (between 100 and 500 ohms).



RS-232 Network

RS-232 signals are used for shorter distances (15 meters max) and limited to communications between two devices.



1	5V	5 VDC
2	TXD2	Transmit Data (RS232C)
3	RXD2	Receive Data (RS232C)
4	RTS2	Ready to Send (RS-232C)
5	CTS2	Clear to Send (RS-232C)
6	RXD2-	Receive Data - (RS-422 / RS485)
7	0V	Logic Ground
8	0V	Logic Ground
9	TXD2+	Transmit Data + (RS-422 / RS-485)
10	TXD2 -	Transmit Data – (RS–422 / RS–485)
11	RTS2+	Request to Send + (RS-422 / RS-485)
12	RTS2 -	Request to Send – (RS-422 / RS-485)
13	RXD2+	Receive Data + (RS-422 / RS-485)
14	CTS2+	Clear to Send + (RS422 / RS-485)
15		Clear to Send – (RS-422 / RS-485)

Port 2 Pin Descriptions (DL260 only)

DL250–1 Non–Sequence Protocol (PRINT)


MODBUS Port Configuration



Configuring port 2 on the DL250–1 for Non–Sequence enables the CPU to use the PRINT instruction to print the embedded text or text/data variable message to port 2 on the DL250–1. **See the PRINT instruction in chapter 5**.

In *Direct*SOFT32, choose the PLC menu, then Setup, then "Secondary Comm Port".

- **Port:** From the port number list box at the top, choose "Port 2".
- **Protocol:** Click the check box to the left of "Non–Sequence".




- **Use For Printing Only:** Check the box to enable the port settings described below. Match the settings to the connected device.
- Memory Address: Choose a V-memory address to use as the starting location for the port setup parameters listed below.
- Data Bits: Select either 7-bits or 8-bits to match the number of data bits specified for the connected device.
- Baud Rate: The available baud rates include 300, 600, 900, 2400, 4800, 9600, 19200, and 38400 baud. Choose a higher baud rate initially, reverting to lower baud rates if you experience data errors or noise problems on the network. Important: You must configure the baud rates of all devices on the network to the same value. Refer to the appropriate product manual for details.
- **Stop Bits:** Choose 1 or 2 stop bits to match the number of stop bits specified for the connected device.
- **Parity:** Choose none, even, or odd parity for error checking. Be sure to match the parity specified for the connected device.



Then click the button indicated to send the Port configuration to the CPU, and click Close.


RS-422 Network

RS-422 signals are for long distances (1000 meters max.). Use termination resistors at both ends of RS-422 network wiring, matching the impedance rating of the cable (between 100 and 500 ohms).



RS-232 Network

RS-232 signals are used for shorter distances (15 meters max.) and limited to communications between two devices.



Por	Port 2 Pin Descriptions (DL250-1)		
1	5V	5 VDC	
2	TXD2	Transmit Data (RS232C)	
3	RXD2	Receive Data (RS232C)	
4	RTS2	Ready to Send (RS-232C)	
5	CTS2	Clear to Send (RS-232C)	
6	RXD2-	Receive Data – (RS–422)	
7	0V	Logic Ground	
8	0V	Logic Ground	
9	TXD2+	Transmit Data + (RS-422)	
10	TXD2 -	Transmit Data – (RS–422)	
11	RTS2 +	Request to Send + (RS-422)	
12	RTS2 -	Request to Send – (RS–422)	
13	RXD2+	Receive Data + (RS-422)	
14	CTS2 +	Clear to Send + (RS422)	
15	CTS2 -	Clear to Send – (RS–422)	

Standard RLL Instructions

In This Chapter. . . .

- Introduction
- Using Boolean Instructions
- Boolean Instructions
- Comparative Boolean Instructions
- Immediate Instructions
- Timer, Counter and Shift Register Instructions
- Accumulator / Stack Load and Output Data Instructions
- Accumulator Logical Instructions
- Math Instructions
- Transcendental Instructions
- Bit Operation Instructions
- Number Conversion Instructions
- Table Instructions
- Clock / Calendar Instructions
- CPU Control Instructions
- Program Control Instructions
- Interrupt Instructions
- Intelligent I/O Instructions
- Network Instructions
- Message Instructions
- MODBUS RTU Instructions
- ASCII Instructions

Introduction

The DL205 CPUs offer a wide variety of instructions to perform many different types of operations. There are several instructions that are not available in all of the CPUs. This chapter shows you how to use these individual instructions. There are two ways to quickly find the instruction you need.

- If you know the instruction category (Boolean, Comparative Boolean, etc.) use the header at the top of the page to find the pages that discuss the instructions in that category.
- If you know the individual instruction name, use the following table to find the page that discusses the instruction.

		Page
ACON	ASCII Constant	5–199
ACOSR	Arc Cosine Real	5–122
ACRB	ASCII Clear Buffer	5–228
ADD	Add BCD	5–88
ADDB	Add Binary	5–101
ADDBD	Add Binary Double	5–102
ADDBS	Add Binary Top of Stack	5–117
ADDD	Add Double BCD	5–89
ADDF	Add Formatted	5–109
ADDR	Add Real	5–90
ADDS	Add Top of Stack	5–113
AEX	ASCII Extract	5–219
AFIND	ASCII Find	5–216
AIN	ASCII IN	5–212
AND	And for contacts or boxes	5-14, 5-32, 5-71
AND STR	And Store	5–16
ANDB	And Bit-of-Word	5–15
ANDD	And Double	5–72
ANDE	And if Equal	5–29
ANDF	And Formatted	5–73
ANDI	And Immediate	5–35
ANDMOV	And Move	5–171
ANDN	And Not	5–14, 5–32
ANDNB	And Not Bit-of-Word	5–15
ANDND	And Negative Differential	5–23
ANDNE	And if Not Equal	5–29
ANDNI	And Not Immediate	5–35
ANDPD	And Positive Differential	5–23
ANDS	And Stack	5–74
ASINR	Arc Sine Real	5–121
ATANR	Arc Tangent Real	5–122
ATH	ASCII to Hex	5–137
ATT	Add to Top of Table	5–166
BCD	Binary Coded Decimal	5–131
BCDCPL	Tens Complement	5–133

	Instruction	Page
BIN	Binary	5–130
BCALL	Block Call (Stage)	7–27
BEND	Block End (Stage)	7–27
BLK	Block (Stage)	7–27
BTOR	Binary to Real	5–134
CMP	Compare	5–83
CMPD	Compare Double	5–84
CMPF	Compare Formatted	5–85
CMPR	Compare Real Number	5–87
CMPS	Compare Stack	5–86
CMPV	ASCII Compare	5–220
CNT	Counter	5–46
COSR	Cosine Real	5–121
CV	Converge (Stage)	7–25
CVJMP	Converge Jump (Stage)	7–25
DATE	Date	5–175
DEC	Decrement	5–100
DECB	Decrement Binary	5–108
DECO	Decode	5–129
DEGR	Degree Real Conversion	5–136
DISI	Disable Interrupts	5–188
DIV	Divide	5–97
DIVB	Divide Binary	5–106
DIVBS	Divide Binary Top of Stack	5–120
DIVD	Divide Double	5–98
DIVF	Divide Formatted	5–112
DIVR	Divide Real Number	5–99
DIVS	Divide Top of Stack	5–116
DLBL	Data Label	5–199
DRUM	Timed Drum	6–14
EDRUM	Event Drum	6–16
ENCO	Encode	5–128
END	End	5–177
ENI	Enable Interrupts	5–188

	Instruction	Page
FAULT	Fault	5–197
FDGT	Find Greater Than	5–152
FILL	Fill	5–150
FIND	Find	5–151
FINDB	Find Block	5–173
FOR	For/Next	5–180
GOTO	Goto/Label	5–179
GRAY	Gray Code	5–141
GTS	Goto Subroutine	5–182
HTA	Hex to ASCII	5–138
INC	Increment	5–100
INCB	Increment Binary	5–107
INT	Interrupt	5–187
INV	Invert	5–132
IRT	Interrupt Return	5–188
IRTC	Interrupt Return Conditional	5–188
ISG	Initial Stage	7–24
JMP	Jump	7–24
LBL	Label	5–179
LD	Load	5–58
LDI	Load Immediate	5–39
LDIF	Load Immediate Formatted	5–40
LDA	Load Address	5–61
LDD	Load Double	5–59
LDF	Load Formatted	5–60
LDR	Load Real Number	5–64
LDX	Load Indexed	5–62
LDLBL	Load Label	5–145
LDSX	Load Indexed from Constant	5–63
MDRMD	Masked Drum Event Discrete	6–20
MDRMW	Masked Drum Event Word	6–22
MLR	Master Line Reset	5–185
MLS	Master Line Set	5–185
MOV	Move	5–144
MOVMC	Move Memory Cartridge	5–145
MRX	Read from MODBUS Network	5–205
MWX	Write to MODBUS Network	5–208
MUL	Multiply	5–94
MULB	Multiply Binary	5–105
MULBS	Multiply Binary Top of Stack	5–119
MULD	Multiply Double	5–95
MULF	Multiply Formatted	5–111
MULR	Multiply Real	5–96
MULS	Multiply Top of Stack	5–115
NCON	Numeric Constant	5–199
NEXT	Next (For/Next)	5–180

	Instruction	Page
NJMP	Not Jump (Stage)	7–24
NOP	No Operation	5–177
NOT	Not	5–19
OR	Or	5–12, 5–31, 5–75
OR OUT	Or Out	5–19
OR OUTI	Or Out Immediate	5–36
OR STR	Or Store	5–16
ORB	Or Bit-of-Word	5–13
ORD	Or Double	5–76
ORE	Or if Equal	5–28
ORF	Or Formatted	5–77
ORI	Or Immediate	5–34
ORMOV	Or Move	5–171
ORN	Or Not	5–12, 5–31
ORNB	Or Not Bit-of-Word	5–13
ORND	Or Negative Differential	5–22
ORNE	Or if Not Equal	5–28
ORNI	Or Not Immediate	5–34
ORPD	Or Positive Differential	5–22
ORS	Or Stack	5–78
OUT	Out	5–17, 5–65
OUTB	Out Bit-of-Word	5–18
OUTD	Out Double	5–66
OUTF	Out Formatted	5–67
OUTI	Out Immediate	5–36
OUTIF	Out Immediate Formatted	5–37
OUTL	Out Least	5–69
OUTM	Out Most	5–69
OUTX	Out Indexed	5–68
PAUSE	Pause	5–26
PD	Positive Differential	5–20
POP	Pop	5–70
PRINT	Print	5–201
PRINTV	ASCII Out from V–Memory	5–226
RADR	Radian Real Conversion	5–136
RD	Read from Intelligent Module	5–191
RFB	Remove from Bottom of Table	5–157
RFT	Remove from Top of Table	5–163
ROTL	Rotate Left	5–103
ROTE	Rotate Right	5–120
RST	Reset	5–127
RSTB	Reset Bit-of-Word	5–24
	Reset Bit-oi-vvord Reset Bit	
RSTBIT		5–148
RSTI	Reset Immediate	5–38
RSTWT	Reset Watch Dog Timer	5–178

	Instruction	Page
RT	Subroutine Return	5–182
RTC	Subroutine Return Conditional	5–182
RTOB	Real to Binary	5–135
RX	Read from Network	5–193
SBR	Subroutine (Goto Subroutine)	5–182
SEG	Segment	5-140
SET	Set	5–24
SETB	Set Bit-of-Word	5–25
SETBIT	Set Bit	5–148
SETI	Set Immediate	5–38
SFLDGT	Shuffle Digits	5–142
SG	Stage	7–23
SGCNT	Stage Counter	5–48
SHFL	Shift Left	5–124
SHFR	Shift Right	5–125
SINR	Sine Real	5–121
SQRTR	Square Root Real	5–122
SR	Shift Register	5–52
STOP	Stop	5–178
STR	Store	5–10, 5–30
STRB	Store Bit-of-Word	5–11
STRE	Store if Equal	5–27
STRI	Store Immediate	5–33
STRN	Store Not	5–10, 5–30
STRNB	Store Not Bit-of-Word	5-11
STRND	Store Negative Differential	5–21
STRNE	Store if Not Equal	5–27
STRNI	Store Not Immediate	5–33
STRND	Store Not infinediate Store Negative Differential	5–21
STRPD	Store Positive Differential	5–21
STRED	Store Fusitive Dilleteridal	J-21

	Instruction	Page
STT	Source to Table	5–160
SUB	Subtract	5–91
SUBB	Subtract Binary	5–103
SUBBD	Subtract Binary Double	5–104
SUBBS	Subtract Binary Top of Stack	5–118
SUBD	Subtract Double	5–92
SUBF	Subtract Formatted	5–110
SUBS	Subtract Top of Stack	5–114
SUBR	Subtract Real Number	5–93
SUM	Sum	5–123
SWAP	Swap Table Data	5–174
SWAPB	ASCII Swap Bytes	5–227
TANR	Tangent Real	5–121
TIME	Time	5–176
TMR	Timer	5–42
TMRF	Fast Timer	5–42
TMRA	Accumulating Timer	5–44
TMRAF	Fast Accumulating Timer	5–44
TSHFL	Table Shift Left	5–169
TSHFR	Table Shift Right	5–169
TTD	Table to Destination	5–154
UDC	Up Down Counter	5–50
VPRINT	ASCII Print to V-Memory	5–221
WT	Write to Intelligent Module	5–192
WX	Write to Network	5–195
XOR	Exclusive Or	5–79
XORD	Exclusive Or Double	5–80
XORF	Exclusive Or Formatted	5–81
XORMOV	Exclusive Or Move	5–171
XORS	Exclusive Or Stack	5–82

Using Boolean Instructions

Do you ever wonder why so many PLC manufacturers always quote the scan time for a 1K boolean program? It is because most all programs utilize many boolean instructions. These are typically very simple instructions designed to join input and output contacts in various series and parallel combinations. Since the <code>Direct</code>SOFT32 package allows the use of graphic symbols to build the program, you don't absolutely <code>have</code> to know the mnemonics of the instructions. However, it may helpful at some point, especially if you ever have to troubleshoot the program with a Handheld Programmer.

The following paragraphs show how these instructions are used to build simple ladder programs.


END Statement

All DL205 programs require an END statement as the last instruction. This tells the CPU it is the end of the program. Normally, any instructions placed after the END statement will not be executed. There are exceptions to this such as interrupt routines, etc. The instruction set at the end of this chapter discussed this in detail.

```
All programs must have and END statement END
```


Simple Rungs

You will use a contact to start rungs that contain both contacts and coils. The boolean instruction, Store or, STR instruction performs this function. The output point is represented by the Output or, OUT instruction. The following example shows how to enter a single contact and a single output coil.



Normally Closed Contact

Normally closed contacts are also very common. This is accomplished with the Store Not or, STRN instruction. The following example shows a simple rung with a normally closed contact.




Contacts in Series

Use the AND instruction to join two or more contacts in series. The following example shows two contacts in series and a single output coil. The instructions used are STR X0, AND X1, followed by OUT Y0.

DirectSOFT32 Example X0 X1 Y0 STR X0 AND X1 OUT OUT Y0 END END


Midline Outputs

Sometimes it is necessary to use midline outputs to get additional outputs that are conditional on other contacts. The following example shows how you can use the AND instruction to continue a rung with more conditional outputs.



Parallel Elements

You may also have to join contacts in parallel. The OR instruction allows you to do this. The following example shows two contacts in parallel and a single output coil. The instructions would be STR X0, OR X1, followed by OUT Y0.



Quite often it is necessary to join several groups of series elements in parallel. The Or Store (ORSTR) instruction allows this operation. The following example shows a simple network consisting of series elements joined in parallel.

```
DirectSOFT32 Example
X0
     X1
                                                 Handheld Mnemonics
                                            Y0
                                                 STR X0
                                           OUT
                                                 AND X1
                                                 STR X2
X2
      X3
                                                 AND X3
                                                 ORSTR
                                                 OUT YO
                                           END
                                                 END
```

Joining Parallel Branches in Series

You can also join one or more parallel branches in series. The And Store (ANDSTR) instruction allows this operation. The following example shows a simple network with contact branches in series with parallel contacts.

Combination Networks


You can combine the various types of series and parallel branches to solve most any application problem. The following example shows a simple combination network.

Boolean Stack

There are limits to how many elements you can include in a rung. This is because the DL205 CPUs use an 8-level boolean stack to evaluate the various logic elements. The boolean stack is a temporary storage area that solves the logic for the rung. Each time you enter a STR instruction, the instruction is placed on the top of the boolean stack. Any other STR instructions on the boolean stack are pushed down a level. The ANDSTR, and ORSTR instructions combine levels of the boolean stack when they are encountered. Since the boolean stack is only eight levels, an error will occur if the CPU encounters a rung that uses more than the eight levels of the boolean stack.

tandard RLI

The following example shows how the boolean stack is used to solve boolean logic.



Comparative Boolean


The DL205 CPUs provide Comparative Boolean instructions that allow you to quickly and easily compare two numbers. The Comparative Boolean provides evaluation of two 4-digit values using boolean contacts. The valid evaluations are: equal to, not equal to, equal to or greater than, and less than.

In the following example when the value in Vmemory location V1400 is equal to the constant value 1234, Y3 will energize.

Immediate Boolean The DL205 CPUs usually can complete an operation cycle in a matter of milliseconds. However, in some applications you may not be able to wait a few milliseconds until the next I/O update occurs. The DL205 CPUs offer Immediate input and outputs which are special boolean instructions that allow reading directly from inputs and writing directly to outputs during the program execution portion of the CPU cycle. You may recall that this is normally done during the input or output update portion of the CPU cycle. The immediate instructions take longer to execute because the program execution is interrupted while the CPU reads or writes the module. This function is not normally done until the read inputs or the write outputs portion of the CPU cycle.



NOTE: Even though the immediate input instruction reads the most current status from the module, it only uses the results to solve that one instruction. It does not use the new status to update the image register. Therefore, any regular instructions that follow will still use the image register values. Any immediate instructions that follow will access the module again to update the status. The immediate output instruction will write the status to the module and update the image register.




Boolean Instructions

Store (STR)




The Store instruction begins a new rung or an additional branch in a rung with a normally open contact. Status of the contact will be the same state as the associated image register point or memory location.



Store Not (STRN)




The Store Not instruction begins a new rung or an additional branch in a rung with a normally closed contact. Status of the contact will be opposite the state of the associated image register point or memory location.




Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
Inputs	Х	0-177	0–177	0-777	0–1777
Outputs	Υ	0–177	0–177	0–777	0–1777
Control Relays	С	0-377	0-377	0–1777	0-3777
Stage	S	0-377	0–777	0–1777	0–1777
Timer	Т	0–77	0–177	0-377	0-377
Counter	СТ	0–77	0–177	0–177	0-377
Special Relay	SP	0–117, 540–577	0-137 540-617	0-137 540-717	0-137 540-717
Global	GX	-	-	-	0-3777
Global	GY	-	_	-	0-3777


In the following Store example, when input X1 is on, output Y2 will energize.




In the following Store Not example, when input X1 is off output Y2 will energize.



Store Bit-of-Word (STRB)




The Store Bit-of-Word instruction begins a new rung or an additional branch in a rung with a normally open contact. Status of the contact will be the same state as the bit referenced in the associated memory location.



Store Not Bit-of-Word (STRNB)



The Store Not instruction begins a new rung or an additional branch in a rung with a normally closed contact. Status of the contact will be opposite the state of the bit referenced in the associated memory location.




Operand Data Type		DL250-1 Range		DL260 Range	
	Α	aaa	bb	aaa	bb
Vmemory	В	All (See p.3-52)	BCD, 0 to 15	All (See p. 3-53)	BCD, 0 to 15
Pointer	PB	All (See p 3-52)	BCD, 0 to 15	All (See p. 3-53)	BCD, 0 to 15

In the following Store Bit-of-Word example, when bit 12 of V-memory location V1400 is on, output Y2 will energize.

DirectSOFT32


In the following Store Not Bit-of-Word example, when bit 12 of V-memory location V1400 is off, output Y2 will energize.



Or (OR)




The Orinstruction logically ors a normally open contact in parallel with another contact in a rung. The status of the contact will be the same state as the associated image register point or memory location.



Or Not (ORN)



The Or Not instruction logically ors a normally closed contact in parallel with another contact in a rung. The status of the contact will be opposite the state of the associated image register point or memory location.



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
Inputs	Х	0–177	0–177	0–777	0–1777
Outputs	Υ	0-177	0–177	0-777	0–1777
Control Relays	С	0-377	0-377	0–1777	0-3777
Stage	S	0-377	0–777	0–1777	0–1777
Timer	Т	0–77	0–177	0-377	0-377
Counter	СТ	0–77	0–177	0–177	0-377
Special Relay	SP	0–117, 540–577	0-137 540-617	0-137 540-717	0-137 540-717
Global	GX	_	_	-	0–3777
Global	GY	-	-	-	0–3777

In the following Or example, when input X1 or X2 is on, output Y5 will energize.





Handheld Programmer Keystrokes

STR	\rightarrow	1	ENT
OR	\rightarrow	2	ENT
OUT	\rightarrow	5	ENT

In the following Or Not example, when input X1 is on or X2 is off, output Y5 will energize.

DirectSOFT32




STR	\rightarrow	1	ENT
ORN	\rightarrow	2	ENT
OUT	\rightarrow	5	ENT

Or Bit-of-Word (ORB)




The Or Bit-of-Word instruction logically ors a normally open contact in parallel with another contact in a rung. Status of the contact will be the same state as the bit referenced in the associated memory location.



Or Not Bit-of-Word (ORNB)



The Or Not Bit-of-Word instruction logically ors a normally closed contact in parallel with another contact in a rung. Status of the contact will be opposite the state of the bit referenced in the associated memory location.



Operand Data Type		DL250-1 Range		DL260 Range	
	Α	aaa	bb	aaa	bb
Vmemory	В	All (See p. 3-52)	BCD, 0 to 15	All (See p. 3-53)	BCD, 0 to 15
Pointer	РВ	All (See p.3-52)	BCD	All (See p. 3-53)	BCD

In the following Or Bit-of-Word example, when input X1 or bit 7 of V1400 is on, output Y5 will energize.

X1 Y7 OUT)

Handheld Programmer Keystrokes


OR	SHFT	В	\rightarrow
\rightarrow	К	7	ENT
OUT	\rightarrow	7	ENT

STR \rightarrow 1 ENT

In the following Or Bit-of-Word example, when input X1 or bit 7 of V1400 is off, output Y7 will energize.

DirectSOFT32


DirectSOFT32



And (AND)




The And instruction logically ands a normally open contact in series with another contact in a rung. The status of the contact will be the same state as the associated image register point or memory location.



And Not (ANDN)




The And Not instruction logically ands a normally closed contact in series with another contact in a rung. The status of the contact will be opposite the state of the associated image register point or memory location.



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
Inputs	Х	0–177	0–177	0–777	0–1777
Outputs	Υ	0–177	0–177	0-777	0–1777
Control Relays	С	0-377	0-377	0–1777	0-3777
Stage	S	0–377	0–777	0–1777	0–1777
Timer	Т	0–77	0–177	0-377	0-377
Counter	СТ	0–77	0–177	0–177	0-377
Special Relay	SP	0–117, 540–577	0-137 540-617	0-137 540-717	0-137 540-717
Global	GX	_	-	-	0-3777
Global	GY	-	-	_	0–3777

In the following And example, when input X1 and X2 are on output Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes

STR	\rightarrow	1	ENT
AND	\rightarrow	2	ENT
OUT	\rightarrow	5	ENT

In the following And Not example, when input X1 is on and X2 is off output Y5 will energize.

DirectSOFT32




STR	\rightarrow	1	ENT
ANDN	\rightarrow	2	ENT
OUT	\rightarrow	5	ENT

And Bit-of-Word (ANDB)




The And Bit-of-Word instruction logically ands a normally open contact in series with another contact in a rung. The status of the contact will be the same state as the bit referenced in the associated memory location.



And Not Bit-of-Word (ANDNB)




The And Not Bit-of-Word instruction logically ands a normally closed contact in series with another contact in a rung. The status of the contact will be opposite the state of the bit referenced in the associated memory location.




Operand Data Type	pe DL250-1 Range		DL250-1 Range		Range
	Α	aaa	bb	aaa	bb
Vmemory	В	All (See p. 3-52)	BCD, 0 to 15	All (See p. 3-53)	BCD, 0 to 15
Pointer	РВ	All (See p.3-52)	BCD	All (See p. 3-53)	BCD

In the following And Bit-of-Word example, when input X1 and bit 4 of V1400 is on output Y5 will energize.


DirectSOFT32





In the following And Not Bit-of-Word example, when input X1 is on and bit 4 of V1400 is off output Y5 will energize.


DirectSOFT32



And Store (AND STR)

√ √ √ √ √ 230 240 250–1 260

The And Store instruction logically ands two branches of a rung in series. Both branches must begin with the Store instruction.




Or Store (OR STR)

 J
 J
 J


 230
 240
 250-1
 260

The Or Store instruction logically ors two branches of a rung in parallel. Both branches must begin with the Store instruction.



In the following And Store example, the branch consisting of contacts X2, X3, and X4 have been anded with the branch consisting of contact X1.

DirectSOFT




Handheld Programmer Keystrokes

STR	\rightarrow	1	ENT
STR	\rightarrow	2	ENT
AND	\rightarrow	3	ENT
OR	\rightarrow	4	ENT
ANDST	ENT		
OUT	$[\;\rightarrow\;]$	5	ENT

In the following Or Store example, the branch consisting of X1 and X2 have been ored with the branch consisting of X3 and X4.

DirectSOFT




STR	\rightarrow	1	ENT
AND	\rightarrow	2	ENT
STR	\rightarrow	3	ENT
AND	\rightarrow	4	ENT
ORST	ENT		
OUT	\rightarrow	5	ENT






The Out instruction reflects the status of the rung (on/off) and outputs the discrete (on/off) state to the specified image register point or memory location. Multiple Out instructions referencing the same discrete location should not be used since only the last Out instruction in the program will control the physical output point.




Operand Data Type		DL230 Range DL240 Range		DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
Inputs	Х	0–177	0–177	0–777	0–1777
Outputs	Υ	0–177	0–177	0-777	0–1777
Control Relays	С	0–377	0-377	0–1777	0–3777
Global	GX	-	-	-	0–3777
Global	GY	i i	_	_	0-3777

In the following Out example, when input X1 is on, output Y2 and Y5 will energize.



In the following Out example the program contains two Out instructions using the same location (Y10). The physical output of Y10 is ultimately controlled by the last rung of logic referencing Y10. X1 will override the Y10 output being controlled by X0. To avoid this situation, multiple outputs using the same location should not be used in programming. If you need to have an output controlled by multiple inputs see the OROUT instruction on page 5–19.




tandard RLL nstructions

Out Bit-of-Word (OUTB)




The Out Bit-of-Word instruction reflects the status of the rung (on/off) and outputs the discrete (on/off) state to the specified bit in the referenced memory location. Multiple Out Bit-of-Word instructions referencing the same bit of the same word generally should not be used since only the last Out instruction in the program will control the status of the bit.




Operand Data Type		DL250-1 Range		DL260 Range		
	Α	aaa bb		aaa	bb	
Vmemory	В	All (See p. 3-52)	BCD, 0 to 15	All (See p. 3-53)	BCD, 0 to 15	
Pointer	PB	All (See p.3-52)	BCD	All (See p. 3-53)	BCD	

In the following Out Bit-of-Word example, when input X1 is on, bit 3 of V1400 and bit 6 of V1401 will turn on.




The following Out Bit-of-Word example contains two Out Bit-of-Word instructions using the same bit in the same memory word. The final state bit 3 of V1400 is ultimately controlled by the last rung of logic referencing it. X1 will override the logic state controlled by X0. To avoid this situation, multiple outputs using the same location must not be used in programming.



Or Out (OR OUT)





The Or Out instruction has been designed to used more than 1 rung of discrete logic to control a single output. Multiple Or Out instructions referencing the same output coil may be used, since all contacts controlling the output are ored together. If the status of any rung is on, the output will also be on.



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
Inputs	Х	0–177	0–177	0-777	0–1777
Outputs	Y	0–177	0–177	0–777	0–1777
Control Relays	С	0-377	0-377	0–1777	0-3777
Global	GX	_	-	_	0-3777
Global	GY	_	-	_	0-3777

In the following example, when X1 or X4 is on, Y2 will energize.







Not (NOT)




The Not instruction inverts the status of the rung at the point of the instruction.



In the following example when X1 is off, Y2 will energize. This is because the Not instruction inverts the status of the rung at the Not instruction.






Positive Differential (PD)




The Positive Differential instruction is typically known as a one shot. When the input logic produces an off to on transition, the output will energize for one CPU scan.



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
Inputs	Х	0–177	0–177	0-777	0–1777
Outputs	Y	0–177	0–177	0–777	0–1777
Control Relays	С	0–377	0–377	0–1777	0-3777

In the following example, every time X1 is makes an off to on transition, C0 will energize for one scan.






NOTE: To generate a "one–shot" pulse on an on–to–off transition, place a NOT instruction immediately before the PD instruction. The DL250–1 and DL260 CPUs support the STRND instruction.

Store Positive Differential (STRPD)




The Store Positive Differential instruction begins a new rung or an additional branch in a rung with a normally open contact. The contact closes for one CPU scan when the state of the associated image register point makes an Off-to-On transition. Thereafter, the contact remains open until the next Off-to-On transition (the symbol inside the contact represents the transition). This function is sometimes called a "one-shot".



Store Negative Differential (STRND)




The Store Negative Differential instruction begins a new rung or an additional branch in a rung with a normally closed contact. The contact closes for one CPU scan when the state of the associated image register point makes an On-to-Off transition. Thereafter, the contact remains open until the next On-to-Off transition (the symbol inside the contact represents the transition).




Operand Data Type		DL250-1 Range	DL260 Range
	Α	aaa	aaa
Inputs	Х	0–777	0–1777
Outputs	Υ	0–777	0-1777
Control Relays	С	0–1777	0-3777
Stage	S	0–1777	0–1777
Timer	Т	0-377	0-377
Counter	СТ	0–177	0-377
Global	GX	-	0-3777
Global	GY	-	0-3777

In the following example, each time X1 is makes an Off-to-On transition, Y4 will energize for one scan.






In the following example, each time X1 is makes an On-to-Off transition, Y4 will energize for one scan.



tandard RLI Instructions

Or Positive Differential (ORPD)





Or Negative Differential (ORND)



The Or Positive Differential instruction logically ors a normally open contact in parallel with another contact in a rung. The status of the contact will be open until the associated image register point makes an Off-to-On transition, closing it for one CPU scan. Thereafter, it remains open until another Off-to-On transition.


The Or Negative Differential instruction logically ors a normally open contact in parallel with another contact in a rung. The status of the contact will be open until the associated image register point makes an On-to-Off transition, closing it for one CPU scan. Thereafter, it remains open until another On-to-Off transition.






Operand Data Type		DL250-1 Range	DL260 Range
	Α	aaa	aaa
Inputs	Х	0–777	0–1777
Outputs	Υ	0–777	0–1777
Control Relays	С	0–1777	0–3777
Stage	S	0–1777	0–1777
Timer	Т	0–377	0-377
Counter	СТ	0–177	0-377
Global	GX	-	0–3777
Global	GY	-	0–3777

In the following example, Y 5 will energize whenever X1 is on, or for one CPU scan when X2 transitions from Off to On.




In the following example, Y 5 will energize whenever X1 is on, or for one CPU scan when X2 transitions from On to Off.



And Positive Differential (ANDPD)



The And Positive Differential instruction logically ands a normally open contact in parallel with another contact in a rung. The status of the contact will be open until the associated image register point makes an Off-to-On transition, closing it for one CPU scan. Thereafter, it remains open until another Off-to-On transition.



And Negative Differential (ANDND)




The And Negative Differential instruction logically ands a normally open contact in parallel with another contact in a rung. The status of the contact will be open until the associated image register point makes an On-to-Off transition, closing it for one CPU scan. Thereafter, it remains open until another On-to-Off transition.




Operand Data Type		DL250-1 Range	DL260 Range
	Α	aaa	aaa
Inputs	Х	0–777	0–1777
Outputs	Y	0–777	0–1777
Control Relays	С	0–1777	0–3777
Stage	S	0–1777	0–1777
Timer	Т	0–377	0-377
Counter	СТ	0–177	0-377
Global	GX	-	0–3777
Global	GY	-	0–3777

In the following example, Y5 will energize for one CPU scan whenever X1 is on and X2 transitions from Off to On.








STR	Х	1	ENT	
AND	SHFT	Р	D	$\boxed{}$
Х	2	ENT		
OUT	Υ	5	ENT	

In the following example, Y5 will energize for one CPU scan whenever X1 is on and X2 transitions from On to Off.

DirectSOFT32



	-			
STR	X(IN)	1	ENT	
AND	SHFT	N	D	\longrightarrow
X(IN)	2	ENT		
OUT	Y(OUT)	5	ENT	

Set (SET)




The Set instruction sets or turns on an image register point/memory location or a consecutive range of image register points/memory locations. Once the point/location is set it will remain on until it is reset using the Reset instruction. It is not necessary for the input controlling the Set instruction to remain on.

Optional memory range
A aaa aaa
——(SET)

Reset (RST)



The Reset instruction resets or turns off an image register point/memory location or a range of image registers points/memory locations. Once the point/location is reset it is not necessary for the input to remain on.



Operand Data Type		DL230 Range	DL230 Range DL240 Range		DL260 Range	
	Α	aaa	aaa	aaa	aaa	
Inputs	Х	0–177	0–177	0–777	0–1777	
Outputs	Y	0-177	0–177	0–777	0–1777	
Control Relays	С	0-377	0-377	0-1777	0–3777	
Stage	S	0-377	0–777	0-1777	0–1777	
Timer*	Т	0–77	0–177	0-377	0-377	
Counter*	CT	0–77	0–177	0–177	0-377	
Global	GX	-	_	-	0–3777	
Global	GY	-	-	-	0–3777	

^{*} Timer and counter operand data types are not valid using the Set instruction.



NOTE: You cannot set inputs (X's) that are assigned to input modules

In the following example when X1 is on, Y5 through Y22 will energize.




Handheld Programmer Keystrokes

STR	$\boxed{\ \ }$	1	ENT			
SET	\rightarrow	5	\rightarrow	2	2	ENT

In the following example when X1 is on, Y5 through Y22 will be reset or de-energized.






STR	$[\;\rightarrow\;]$	1	ENT			
RST	$[\ \rightarrow \]$	5	\rightarrow	2	2	ENT

Set Bit-of-Word (SETB)




The Set Bit-of-Word instruction sets or turns on a bit in a V memory location. Once the bit is set it will remain on until it is reset using the Reset Bit-of-Word instruction. It is not necessary for the input controlling the Set Bit-of-Word instruction to remain on.



Reset Bit-of-Word (RSTB)




The Reset Bit-of-Word instruction resets or turns off a bit in a V memory location. Once the bit is reset it is not necessary for the input to remain on.



Operand Data Type		DL250-	1 Range	DL260 Range			
Α		aaa	bb	aaa	bb		
Vmemory	В	All (See p. 3-52)	BCD, 0 to 15	All (See p. 3–53)	BCD, 0 to 15		
Pointer	PB	All (See p.3-52)	BCD	All (See p. 3-53)	BCD		

In the following example when X1 turns on, bit 1 in V1400 is set to the on state.


DirectSOFT32



In the following example when X2 turns on, bit 1 in V1400 is reset to the off state.

DirectSOFT32






Pause (PAUSE)



The Pause instruction disables the output update on a range of outputs. The ladder program will continue to run and update the image register however the outputs in the range specified in the Pause instruction will be turned off at the output module.

Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
Outputs	Y	0–177	0-177	0-777	0–1777

In the following example, when X1 is ON, Y10–Y17 will be turned OFF at the output module. The execution of the ladder program will not be affected.




STR	\rightarrow	1	ENT										
INST#	9	6	0	ENT	ENT	\rightarrow	1	0	\rightarrow	1	7	ENT	

Comparative Boolean

Store If Equal (STRE)




The Store If Equal instruction begins a new rung or additional branch in a rung with a normally open comparative contact. The contact will be on when Vaaa =Bbbb.



Store If Not Equal (STRNE)




The Store If Not Equal instruction begins a new rung or additional branch in a rung with a normally closed comparative contact. The contact will be on when Vaaa \neq Bbbb.



Operand Data Type		DL230 Range		DL240 Range		DL250-	1 Range	DL260 Range		
	В	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb	
V memory	V	All (See page 3–50)	All (See page 3–50)	All (See page 3–51)	All (See page 3–51)	All (See page 3–52)	All (See page 3–52)	All (See page 3–53)	All (See page 3–53)	
Pointer	Р	_	_	_	All V mem. (See page 3–51)	_	All V mem. (See page 3–52)	_	All V mem. (See page 3–53)	
Constant	K	_	0-FFFF	_	0-FFFF	_	0-FFFF	_	0-FFFF	

In the following example, when the value in V memory location V2000 = 4933, Y3 will energize.





In the following example, when the value in V memory location V2000 \neq 5060, Y3 will energize.




Handheld	Handheld Programmer Keystrokes											
SP STRN	SHFT	E 4	$\boxed{\ \rightarrow\ }$	C 2	A 0	A 0	A 0					
\rightarrow	F 5	A 0	G 6	A 0	ENT							
GX OUT	\rightarrow	D 3	ENT									

Or If Equal (ORE)




The Or If Equal instruction connects a normally open comparative contact in parallel with another contact. The contact will be on when Vaaa = Bbbb.



Or If Not Equal (ORNE)





The Or If Not Equal instruction connects a normally closed comparative contact in parallel with another contact. The contact will be on when Vaaa \neq Bbbb.




Operand Data Type		DL230 Range		DL240 Range		DL250-	1 Range	DL260 Range		
	В	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb	
V memory	V	All (See page 3–50)	All (See page 3–50)	All (See page 3–51)	All (See page 3–51)	All (See page 3–52)	All (See page 3–52)	All (See page 3–53)	All (See page 3–53)	
Pointer	Р	_	_	_	All V mem. (See page 3–51)	_	All V mem. (See page 3–52)	_	All V mem. (See page 3–53)	
Constant	K	_	0-FFFF	_	0-FFFF	_	0-FFFF	_	0-FFFF	


In the following example, when the value in V memory location V2000 = 4500 or V2002 = 2345, Y3 will energize.








In the following example, when the value in V memory location V2000 = 3916 or $V2002 \neq 2500$, Y3 will energize.






And If Equal (ANDE)




The And If Equal instruction connects a normally open comparative contact in series with another contact. The contact will be on when Vaaa = Bbbb.



And If Not Equal (ANDNE)




The And If Not Equal instruction connects a normally closed comparative contact in series with another contact. The contact will be on when $Vaaa \neq Bbbb$





Operand Data DL230 Range Type		DL240	DL240 Range		1 Range	DL260 Range			
	В	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb
V memory	V	All (See page 3–50)	All (See page 3–50)	All (See page 3–51)	All (See page 3–51)	All (See page 3–52)	All (See page 3–52)	All (See page 3–53)	All (See page 3–53)
Pointer	Р	_	_	_	All V mem. (See page 3–51)	_	All V mem. (See page 3–52)	_	All V mem. (See page 3–53)
Constant	K	_	0-FFFF	_	0-FFFF	_	0-FFFF	_	0-FFFF

In the following example, when the value in V memory location V2000 = 5000 and V2002 = 2345, Y3 will energize.



In the following example, when the value in V memory location V2000 = 2550 and V2002 \neq 2500, Y3 will energize.






Store (STR)




The Comparative Store instruction begins a new rung or additional branch in a rung with a normally open comparative contact. The contact will be on when Aaaa ≥ Bbbb.



Store Not (STRN)




The Comparative Store Not instruction begins a new rung or additional branch in a rung with a normally closed comparative contact. The contact will be on when Aaaa < Bbbb.




Operand Data Type		DL230	DL230 Range		DL240 Range		DL250-1 Range		DL260 Range	
	В	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb	
V memory	V	All (See page 3–50)	All (See page 3–50)	All (See page 3–51)	All (See page 3–51)	All (See page 3–52)	All (See page 3–52)	All (See page 3–53)	All (See page 3–53)	
Pointer	Р	_	_	_	All V mem. (See page 3–51)	_	All V mem. (See page 3–52)	_	All V mem. (See page 3–53)	
Constant	K	_	0-FFFF	_	0-FFFF	_	0-FFFF	_	0-FFFF	
Timer	Т	0–77		0–177		0–377		0–377		
Counter	СТ	0–77		0–177		0–177		0–377		

In the following example, when the value in V memory location V2000 \geq 1000, Y3 will energize.

DirectSOFT32



Handheld Programmer Keystrokes



In the following example, when the value in V memory location V2000 < 4050, Y3 will energize.

DirectSOFT32




SP STRN	\rightarrow	SHFT	V AND	C 2	A 0	A 0	A 0
$\boxed{\ \rightarrow\ }$	E 4	A 0	F 5	A 0	ENT		
GX OUT	\rightarrow	D 3	ENT				

Or (OR)




The Comparative Or instruction connects a normally open comparative contact in parallel with another contact. The contact will be on when Aaaa \geq Bbbb.



Or Not (ORN)




The Comparative Or Not instruction connects a normally open comparative contact in parallel with another contact. The contact will be on when Aaaa < Bbbb.



Operand Data Type		DL230 Range		DL240 Range		DL250-1 Range		DL260 Range	
	В	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb
V memory	V	All (See page 3–50)	All (See page 3–50)	All (See page 3–51)	All (See page 3–51)	All (See page 3–52)	All (See page 3–52)	All (See page 3–53)	All (See page 3–53)
Pointer	Р	_	_	_	All V mem. (See page 3–51)	_	All V mem. (See page 3–52)	_	All V mem. (See page 3–53)
Constant	K	_	0-FFFF	_	0-FFFF	_	0-FFFF	_	0-FFFF
Timer	Т	0–77		0–177		0–377		0–377	
Counter	СТ	0–77		0–177		0–177		0–377	

In the following example, when the value in V memory location V2000 = 6045 or $V2002 \ge 2345$, Y3 will energize.

DirectSOFT32



Handheid	Programi	mer Keyst	rokes					
\$ STR	SHFT	E 4	$ \hspace{.1in} \longrightarrow \hspace{.1in}$	C 2	A 0	A 0	A 0	$[\;\rightarrow\;]$
G 6	A 0	E 4	F 5	ENT				
Q OR	$[\;\rightarrow\;]$	SHFT	V AND	C 2	A 0	A 0	C 2	$[\;\rightarrow\;]$
C 2	D 3	E 4	F 5	ENT				
GX OUT	\rightarrow	D 3	ENT					

In the following example when the value in V memory location V2000 = 1000 or V2002 < 2500, Y3 will energize.

DirectSOFT32




Handhel	d Program	imer Keys	trokes					
\$ STR	SHFT	E 4	\rightarrow	C 2	A 0	A 0	A 0	$] \hspace{-0.2cm} \rightarrow \hspace{-0.2cm}]$
B 1	A 0	A 0	A 0	ENT				
R ORN	\rightarrow	SHFT	V AND	C 2	A 0	A 0	C 2	$] \hspace{1cm} \rightarrow \hspace{1cm}]$
C 2	F 5	A 0	A 0	ENT				
GX OUT	$\boxed{\ \ }$	D 3	ENT					

And (AND)

 ✓
 ✓
 ✓
 ✓

 230
 240
 250-1
 260


The Comparative And instruction connects a normally open comparative contact in series with another contact. The contact will be on when Aaaa \geq Bbbb.



And Not (ANDN)




The Comparative And Not instruction connects a normally open comparative contact in series with another contact. The contact will be on when Aaaa < Bbbb.




Operand Data Type		DL230 Range		DL240 Range		DL250-1 Range		DL260 Range	
	В	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb
V memory	V	All (See page 3–50)	All (See page 3–50)	All (See page 3–51)	All (See page 3–51)	All (See page 3–52)	All (See page 3–52)	All (See page 3–53)	All (See page 3–53)
Pointer	Р	_	_	_	All V mem. (See page 3–51)	_	All V mem. (See page 3–52)	_	All V mem. (See page 3–53)
Constant	K	_	0-FFFF	_	0-FFFF	_	0-FFFF	_	0-FFFF
Timer	T	0–77		0–177		0–377		0-377	
Counter	СТ	0–77		0–177		0–177		0-377	

In the following example, when the value in V memory location V2000 = 5000, and V2002 \geq 2345, Y3 will energize.



In the following example, when the value in V memory location V2000 = 7000 and V2002 < 2500, Y3 will energize.






Immediate Instructions

Store Immediate (STRI)




The Store Immediate instruction begins a new rung or additional branch in a rung. The status of the contact will be the same as the status of the associated input point on the module at the time the instruction is executed. The image register is not updated.



Store Not Immediate (STRNI)



The Store Not Immediate instruction begins a new rung or additional branch in a rung. The status of the contact will be opposite the status of the associated input point on the module at the time the instruction is executed. The image register is not updated.



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa	aaa
Inputs	Х	0–177	0–177	0–777	0–1777

In the following example, when X1 is on, Y2 will energize.


DirectSOFT32

Handheld Programmer Keystrokes

\$ STR	SHFT	l 8	$[\hspace{.1cm} \rightarrow \hspace{.1cm}]$	B 1	ENT
GX OUT	\rightarrow	C 2	ENT		

In the following example when X1 is off, Y2 will energize.






SP STRN	SHFT	I 8	\rightarrow	B 1	ENT
GX OUT	\rightarrow	C 2	ENT		

andard RLL nstructions

Or Immediate (ORI)




The Or Immediate connects two contacts in parallel. The status of the contact will be the same as the status of the associated input point on the module at the time the instruction is executed. The image register is not updated.



Or Not Immediate (ORNI)




The Or Not Immediate connects two contacts in parallel. The status of the contact will be opposite the status of the associated input point on the module at the time the instruction is executed. The image register is not updated.



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
		aaa	aaa	aaa	aaa	
Inputs	Х	0–177	0–177	0–777	0–1777	


In the following example, when X1 or X2 is on, Y5 will energize.



Handheld Programmer Keystrokes

\$ STR	\rightarrow	B 1	ENT		
Q OR	SHFT	I 8	\rightarrow	C 2	ENT
GX OUT	\rightarrow	F 5	ENT		

In the following example, when X1 is on or X2 is off, Y5 will energize.




\$ STR	$\boxed{\ \ }$	B 1	ENT		
R ORN	SHFT	l 8	\rightarrow	C 2	ENT
GX OUT	$\boxed{\ \rightarrow\ }$	F 5	ENT		

And Immediate (ANDI)




The And Immediate connects two contacts in series. The status of the contact will be the same as the status of the associated input point on the module at the time the instruction is executed. The image register is not updated.



And Not Immediate (ANDNI)




The And Not Immediate connects two contacts in series. The status of the contact will be opposite the status of the associated input point on the module at the time the instruction is executed. The image register is not updated.



Operand Data Type		DL230 Range	DL240 Range DL250-1 Range		DL260 Range
		aaa	aaa	aaa	aaa
Inputs	Х	0–177	0–177	0–777	0–1777

In the following example, when X1 and X2 are on, Y5 will energize.

DirectSOFT32




Handheld Programmer Keystrokes

\$ STR	\rightarrow	B 1	ENT		
V AND	SHFT	I 8	\rightarrow	C 2	ENT
GX OUT	$\boxed{\ \rightarrow\ }$	F 5	ENT		

In the following example, when X1 is on and X2 is off, Y5 will energize.






\$ STR	$[\;\rightarrow\;]$	B 1	ENT		
W ANDN	SHFT	l 8	\rightarrow	C 2	ENT
GX OUT	\rightarrow	F 5	ENT		

Out Immediate (OUTI)




The Out Immediate instruction reflects the status of the rung (on/off) and outputs the discrete (on/off) status to the specified module output point and the image register at the time the instruction is executed. If multiple Out Immediate instructions referencing the same discrete point are used it is possible for the module output status to change multiple times in a CPU scan. See Or Out Immediate.



Or Out Immediate (OROUTI)




The Or Out Immediate instruction has been designed to use more than 1 rung of discrete logic to control a single output. Multiple Or Out Immediate instructions referencing the same output coil may be used, since all contacts controlling the output are ored together. If the status of any rung is on at the time the instruction is executed, the output will also be on.




Operand Data Type		DL230 Range	ge DL240 Range DL250-1 Range		DL260 Range
		aaa	aaa	aaa	aaa
Inputs	Х	0–177	0–177	0–777	0–1777

In the following example, when X1 or X4 is on, Y2 will energize.




Handhel	Handheld Programmer Keystrokes							
\$ STR	\rightarrow	B 1	ENT					
O INST#	D 3	F 5	A 0	ENT	ENT			
$[\;\rightarrow\;]$	C 2	ENT						
\$ STR	$[\ \rightarrow \]$	E 4	ENT					
O INST#	D 3	F 5	A 0	ENT	ENT			
$[\;\rightarrow\;]$	C 2	ENT						

Out Immediate Formatted (OUTIF)




The Out Immediate Formatted instruction outputs a 1–32 bit binary value from the accumulator to specified output points at the time the instruction is executed. Accumulator bits that are not used by the instruction are set to zero.



Operand Data Type		DL260 Range			
		aaa	bbb		
Outputs	Υ	0–1777	-		
Constant	К	-	1–32		

In the following example when C0 is on, the binary pattern for X10 –X17 is loaded into the accumulator using the Load Immediate Formatted instruction. The binary pattern in the accumulator is written to Y30–Y37 using the Out Immediate Formatted instruction. This technique is useful to quickly copy an input pattern to outputs (without waiting on the CPU scan).




\$ STR	$[\;\rightarrow\;]$	NEXT	NEXT	NEXT	NEXT	A 0	ENT			
SHFT	L ANDST	D 3	l 8	F 5	\rightarrow	B 1	A 0	$[\;\rightarrow\;]$	I 8	ENT
GX OUT	SHFT	I 8	F 5	\rightarrow	D 3	A 0	\rightarrow	I 8	ENT	

Set Immediate (SETI)



The Set Immediate instruction immediately sets, or turns on an output or a range of outputs in the image register and the corresponding output module(s) at the time the instruction is executed. Once the outputs are set it is not necessary for the input to remain on. The Reset Immediate instruction can be used to reset the outputs.



Reset Immediate (RSTI)



The Reset Immediate instruction immediately resets, or turns off an output or a range of outputs in the image register and the output module(s) at the time the instruction is executed. Once the outputs are reset it is not necessary for the input to remain on.

Operand Data Type		DL230 Range	DL240 Range	DL240 Range DL250-1 Range	
		aaa	aaa	aaa	aaa
Outputs	Υ	0–177	0–177	0–777	0–1777

In the following example, when X1 is on, Y5 through Y22 will be set on in the image register and on the corresponding output module(s).





Handheld Programmer Keystrokes



In the following example, when X1 is on, Y5 through Y22 will be reset (off) in the image register and on the corresponding output module(s).






\$ STR	$[\;\rightarrow\;]$	B 1	ENT					
S RST	SHFT	l 8	\rightarrow	F 5	\rightarrow	C 2	C 2	ENT

Load Immediate (LDI)




The Load Immediate instruction loads a 16-bit V-memory value into the accumulator. The valid address range includes all input point addresses on the local base. The value reflects the current status of the input points at the time the instruction is executed. This instruction may be used instead of the LDIF instruction which requires you to specify the number of input points.



Operand Data Type	Operand Data Type			
		aaaaa		
Inputs	V	40400 – 40477		

In the following example, when C0 is on, the binary pattern of X10–X17 will be loaded into the accumulator using the Load Immediate instruction. The Out Immediate instruction could be used to copy the 16 bits in the accumulator to output points, such as Y40–Y57. This technique is useful to quickly copy an input pattern to output points (without waiting on a full CPU scan to occur).




\$ STR	\rightarrow	NEXT	NEXT	NEXT	NEXT	A 0	ENT			
SHFT	L ANDST	D 3	I 8	$[\;\rightarrow\;]$	E 4	A 0	E 4	A 0	A 0	ENT
GX OUT	SHFT	I 8	\rightarrow	NEXT	E 4	A 0	F 5	A 0	C 2	ENT

Load Immediate Formatted (LDIF)




The Load Immediate Formatted instruction loads a 1–32 bit binary value into the accumulator. The value reflects the current status of the input module(s) at the time the instruction is executed. Accumulator bits that are not used by the instruction are set to zero.



Operand Data Type		DL260	Range
		aaa	bbb
Inputs	Х	0–1777	_
Constant	K	_	1–32

In the following example, when C0 is on, the binary pattern of X10–X17 will be loaded into the accumulator using the Load Immediate Formatted instruction. The Out Immediate Formatted instruction could be used to copy the specified number of bits in the accumulator to the specified outputs on the output module, such as Y30–Y37. This technique is useful to quickly copy an input pattern to outputs (without waiting on the CPU scan).




\$ STR	\rightarrow	NEXT	NEXT	NEXT	NEXT	A 0	ENT			
SHFT	L ANDST	D 3	I 8	F 5	$[\;\rightarrow\;]$	B 1	A 0	$[\;\rightarrow\;]$	l 8	ENT
GX OUT	SHFT	I 8	F 5	\rightarrow	D 3	A 0	\rightarrow	I 8	ENT	

Timer, Counter and Shift Register Instructions


Using Timers

Timers are used to time an event for a desired length of time. There are those applications that need an accumulating timer, meaning it has the ability to time, stop, and then resume from where it previously stopped.

The single input timer will time as long as the input is on. When the input changes from on to off the timer current value is reset to 0. There is a tenth of a second and a hundredth of a second timer available with a maximum time of 999.9 and 99.99 seconds respectively. There is discrete bit associated with each timer to indicate the current value is equal to or greater than the preset value. The timing diagram below shows the relationship between the timer input, associated discrete bit, current value, and timer preset.



The accumulating timer works similarly to the regular timer, but two inputs are required. The start/stop input starts and stops the timer. When the timer stops, the elapsed time is maintained. When the timer starts again, the timing continues from the elapsed time. When the reset input is turned on, the elapsed time is cleared and the timer will start at 0 when it is restarted. There is a tenth of a second and a hundredth of a second timer available with a maximum time of 9999999.9 and 999999.99 seconds respectively. The timing diagram below shows the relationship between the timer input, timer reset, associated discrete bit, current value, and timer preset.



Timer (TMR)



and Timer Fast (TMRF)



The Timer instruction is a 0.1 second single input timer that times to a maximum of 999.9 seconds. The Timer Fast instruction is a 0.01 second single input timer that times up to a maximum of 99.99 seconds. These timers will be enabled if the input logic is true (on) and will be reset to 0 if the input logic is false (off).


Instruction Specifications

Timer Reference (Taaa): Specifies the timer number.

Preset Value (Bbbb): Constant value (K) or a V memory location. (Pointer (P) for DL240, DL250–1 and DL260 only.)

Current Value: Timer current values are accessed by referencing the associated V or T memory location*. For example, the timer current value for T3 physically resides in V-memory location V3.

Discrete Status Bit: The discrete status bit is accessed by referencing the associated T memory location. It will be on if the current value is equal to or greater than the preset value. For example the discrete status bit for timer 2 would be T2.



The timer discrete status bit and the current value are not specified in the timer instruction.

Operand Data Ty	ре	DL230	Range	DL240	Range	DL250-	1 Range	DL260	Range
	A/B	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb
Timers	Т	0–77	_	0–177		0-377	_	0-377	_
V memory for preset values	V		2000–2377	_	2000–3777	_	1400–7377 10000–17777	_	1400–7377 10000–37777
Pointers (preset only)	Р		_	_	2000–3777	_	1400–7377 10000–17777	_	1400–7377 10000–37777
Constants (preset only)	K		0-9999	_	0–9999	_	0-9999	_	0-9999
Timer discrete status bits	T/V	0–77 or V4	1100–41103	0–177 or V4	1100–41107	0–377 or V4	1100–V41117	0–377 or V4	1100–V41117
Timer current values	V /T*	0-	77	0–177		0-377		0-377	


There are two methods of programming timers. You can perform functions when the timer reaches the specified preset using the the discrete status bit, or use the comparative contacts to perform functions at different time intervals based on one timer. The following examples show each method of using timers.




NOTE: The current value of a timer can be accessed by using the TA data type (i.e., TA2). Current values may also be accessed by the V-memory location.

Timer Example Using Discrete Status Bits


In the following example, a single input timer is used with a preset of 3 seconds. The timer discrete status bit (T2) will turn on when the timer has timed for 3 seconds. The timer is reset when X1 turns off, turning the discrete status bit off and resetting the timer current value to 0.






Timer Example Using Comparative Contacts

In the following example, a single input timer is used with a preset of 4.5 seconds. Comparative contacts are used to energize Y3, Y4, and Y5 at one second intervals respectively. When X1 is turned off the timer will be reset to 0 and the comparative contacts will turn off Y3, Y4, and Y5.





\$ STR	$[\;\rightarrow\;]$	B 1	ENT						
N TMR	$[\;\rightarrow\;]$	C 2	A 0	\rightarrow	E 4	F 5	ENT		
\$ STR	$\boxed{\ \rightarrow\ }$	SHFT	T MLR	C 2	A 0	$ \hspace{.1in} \rightarrow \hspace{.1in}$	B 1	A 0	ENT
GX OUT	$\boxed{\ \rightarrow\ }$	D 3	ENT						
\$ STR	$\boxed{\ \rightarrow\ }$	SHFT	T MLR	C 2	A 0	$\boxed{\ \rightarrow\ }$	C 2	A 0	ENT
GX OUT	$\boxed{\ \rightarrow\ }$	E 4	ENT						
\$ STR	$\boxed{\ \rightarrow\ }$	SHFT	T MLR	C 2	A 0	$\boxed{\ \rightarrow\ }$	D 3	A 0	ENT
GX OUT	\rightarrow	F 5	ENT						

Accumulating Timer (TMRA) Accumulating Fast Timer (TMRAF)



The Accumulating Timer is a 0.1 second two input timer that will time to a maximum of 9999999.9. The Accumulating Fast Timer is a 0.01 second two input timer that will time to a maximum of 999999.99. These timers have two inputs, an enable and a reset. The timer will start timing when the enable is on and stop timing when the enable is off without resetting the current value to 0. The reset will reset the timer when on and allow the timer to time when off.


Instruction Specifications

Timer Reference (Taaa): Specifies the timer number.

Preset Value (Bbbb): Constant value (K) or a V memory location. (Pointer (P) for DL240, DL250–1 and DL260).

Current Value: Timer current values are accessed by referencing the associated V or T memory location (See Note). For example, the timer current value for T3 resides in V-memory location V3.

Discrete Status Bit: The discrete status bit is accessed by referencing the associated T memory location. It will be on if the current value is equal to or greater than the preset value. For example the discrete status bit for timer 2 would be T2.



Caution: The TMRA uses two consecutive timer locations, since the preset can now be 8 digits, which requires two V-memory locations. For example, if TMRA T0 is used in the program, the next available timer would be T2. Or if T0 was a normal timer, and T1 was an accumulating timer, the next available timer would be T3.

The timer discrete status bit and the current value are not specified in the timer instruction.

Operand Data Ty	pe	DL230	Range	DL240	Range	DL250-	1 Range	DL260	Range
	A/B	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb
Timers	T	0–77	_	0–177		0–377	_	0–377	_
V memory for preset values	٧	_	2000–2377	_	2000–3777	_	1400–7377 10000–17777	_	1400–7377 10000–37777
Pointers (preset only)	Р	_	_	_	2000–3777	_	1400–7377 10000–17777	_	1400–7377 10000–37777
Constants (preset only)	K	_	0-99999999	_	0-99999999		0-99999999	_	0-99999999
Timer discrete status bits	T/V	0–77 or V41100–41103		0–177 or V41100–41107		0–377 or V41100–V41117		0–377 or V41100–41117	
Timer current values	V /T*	0–77		0–177		0–377		0–377	


There are two methods of programming timers. You can perform functions when the timer reaches the specified preset using the the discrete status bit, or use the comparative contacts to perform functions at different time intervals based on one timer. The following examples show each method of using timers.



NOTE: The current value of a timer can be accessed by using the TA data type (i.e., TA2). Current values may also be accessed by the V-memory location.


Accumulating Timer Example using Discrete Status Bits

In the following example, a two input timer (accumulating timer) is used with a preset of 3 seconds. The timer discrete status bit (T6) will turn on when the timer has timed for 3 seconds. Notice in this example the timer times for 1 second, stops for one second, then resumes timing. The timer will reset when C10 turns on, turning the discrete status bit off and resetting the timer current value to 0.



Accumulator Timer Example Using Comparative Contacts

In the following example, a single input timer is used with a preset of 4.5 seconds. Comparative contacts are used to energized Y3, Y4, and Y5 at one second intervals respectively. The comparative contacts will turn off when the timer is reset.



d RLL tions

Counter (CNT)



The Counter is a two input counter that increments when the count input logic transitions from off to on. When the counter reset input is on the counter resets to 0. When the current value equals the preset value, the counter status bit comes on and the counter continues to count up to a maximum count of 9999. The maximum value will be held until the counter is reset.


Instruction Specifications

Counter Reference (CTaaa): Specifies the counter number.

Preset Value (Bbbb): Constant value (K) or a V memory location. (Pointer (P) for DL240, DL250–1 and DL260).

Current Values: Counter current values are accessed by referencing the associated V or CT memory locations*. The V-memory location is the counter location + 1000. For example, the counter current value for CT3 resides in V memory location V1003.

Discrete Status Bit: The discrete status bit is accessed by referencing the associated CT memory location. It will be on if the value is equal to or greater than the preset value. For example the discrete status bit for counter 2 would be CT2.



The counter discrete status bit and the current value are not specified in the counter instruction.


Operand Data Typ	e	DL230	Range	DL240	Range	DL250-	1 Range	DL260	Range	
	A/B	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb	
Counters	СТ	0–77		0–177	_	0–177	_	0–377	_	
V memory for preset values	٧	_	2000–2377		2000–3777		1400–7377 10000–17777	_	1400–7377 10000–37777	
Pointers (preset only)	Р	_	_		2000–3777	_	1400–7377 10000–17777	_	1400–7377 10000–37777	
Constants (preset only)	К	_	0–9999	_	0-9999	_	0-9999	_	0-9999	
Counter discrete status bits	CT/V	0–77 or V4	1140–41143	0–177 or V4	1140–41147	0–177 or V4	1140–V41147	0–377 or V4	1100–41157	
Countercurrent values	V /CT*	1000–1077		1000-	1000–1177		1000–1177		1000–1377	



NOTE: The current value of a timer can be accessed by using the CTA data type (i.e., CTA2). Current values may also be accessed by the V-memory location.


Counter Example Using Discrete Status Bits

In the following example, when X1 makes an off to on transition, counter CT2 will increment by one. When the current value reaches the preset value of 3, the counter status bit CT2 will turn on and energize Y10. When the reset C10 turns on, the counter status bit will turn off and the current value will be 0. The current value for counter CT2 will be held in V memory location V1002.



Counter Example Using Comparative Contacts

In the following example, when X1 makes an off to on transition, counter CT2 will increment by one. Comparative contacts are used to energize Y3, Y4, and Y5 at different counts. When the reset C10 turns on, the counter status bit will turn off and the counter current value will be 0, and the comparative contacts will turn off.



Stage Counter (SGCNT)



The Stage Counter is a single input counter that increments when the input logic transitions from off to on. This counter differs from other counters since it will hold its current value until reset using the RST instruction. The Stage Counter is designed for use in RLL PLUS programs but can be used in relay ladder logic programs. When the current value equals the preset value, the counter status bit turns on and the counter continues to count up to a maximum count of 9999. The maximum value will be held until the counter is reset.


Instruction Specifications

Counter Reference (CTaaa): Specifies the counter number.

Preset Value (Bbbb): Constant value (K) or a V memory location. (Pointer (P) for DL240, DL250–1 and DL260).

Current Values: Counter current values are accessed by referencing the associated V or CT memory locations*. The V-memory location is the counter location + 1000. For example, the counter current value for CT3 resides in V memory location V1003.

Discrete Status Bit: The discrete status bit is accessed by referencing the associated CT memory location. It will be on if the value is equal to or greater than the preset value. For example the discrete status bit for counter 2 would be CT2.



The counter discrete status bit and the current value are not specified in the counter instruction.


Operand Data Typ	e	DL230	Range	DL240 Range		DL250-1 Range		DL260 Range	
	A/B	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb
Counters	СТ	0–77	_	0–177	_	0–177	_	0–377	
V memory for preset values	V	_	2000–2377	_	2000–3777	_	1400–7377 10000–17777	_	1400–7377 10000–37777
Pointers (preset only)	Р	_	_	_	2000–3777	_	1400–7377 10000–17777	_	1400–7377 10000–37777
Constants (preset only)	К	_	0-9999	_	0-9999	_	0-9999	_	0-9999
Counter discrete status bits	CT/V	0–77 or V4	1140–41143	0–177 or V4	1140–41147	0–177 or V4	1140–V41147	0–377 or V4	1100–41157
Countercurrent values	V /CT*	1000–1077		1000-	-1177	1000–1177		1000–1377	



NOTE: The current value of a timer can be accessed by using the TA data type (i.e., TA2). Current values may also be accessed by the V-memory location.


Stage Counter Example Using Discrete Status Bits

In the following example, when X1 makes an off to on transition, stage counter CT7 will increment by one. When the current value reaches 3, the counter status bit CT7 will turn on and energize Y10. The counter status bit CT7 will remain on until the counter is reset using the RST instruction. When the counter is reset, the counter status bit will turn off and the counter current value will be 0. The current value for counter CT7 will be held in V memory location V1007.



Stage Counter Example Using Comparative Contacts

In the following example, when X1 makes an off to on transition, counter CT2 will increment by one. Comparative contacts are used to energize Y3, Y4, and Y5 at different counts. Although this is not shown in the example, when the counter is reset using the Reset instruction, the counter status bit will turn off and the current value will be 0. The current value for counter CT2 will be held in V memory location V1007.



Up Down Counter (UDC)




Instruction Specification

Counter Reference (CTaaa): Specifies the counter number.

Preset Value (Bbbb): Constant value (K) or two consecutive V memory locations. (Pointer (P) for DL240, DL250–1 and DL260).

Current Values: Current count is a double word value accessed by referencing the associated V or CT memory locations*. The V-memory location is the counter location + 1000. For example, the counter current value for CT5 resides in V memory location V1005 and V1006.

Discrete Status Bit: The discrete status bit is accessed by referencing the associated CT memory location. It will be on if value is equal to or greater than the preset value. For example the discrete status bit for counter 2 would be CT2.



Caution: The UDC uses two V memory locations for the 8 digit current value. This means the UDC uses two consecutive counter locations. If UDC CT1 is used in the program, the next available counter is CT3.

The counter discrete status bit and the current value are not specified in the counter instruction.


Operand Data Typ	e	DL230	Range	DL240	Range	DL250-	1 Range	DL260 Range	
	A/B	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb
Counters	СТ	0–77	_	0–177	_	0–177	_	0–377	_
V memory for preset values	V	_	2000–2377	_	2000–3777	_	1400–7377 10000–17777	_	1400–7377 10000–37777
Pointers (preset only)	Р	_	_	_	2000–3777	_	1400–7377 10000–17777	_	1400–7377 10000–37777
Constants (preset only)	К	_	0-99999999	_	0-99999999	_	0-99999999	_	0-99999999
Counter discrete status bits	CT/V	0–77 or V41140–41143		0–177 or V41140–41147		0–177 or V41140–V41147		0–377 or V41100–41157	
Countercurrent values	V /CT*	1000–1077		1000–1177		1000–1177		1000–1377	



NOTE: The current value of a timer can be accessed by using the TA data type (i.e., TA2). Current values may also be accessed by the V-memory location.


Up / Down Counter Example Using Discrete Status Bits

In the following example if X2 and X3 are off ,when X1 toggles from off to on the counter will increment by one. If X1 and X3 are off the counter will decrement by one when X2 toggles from off to on. When the count value reaches the preset value of 3, the counter status bit will turn on. When the reset X3 turns on, the counter status bit will turn off and the current value will be 0.



Up / Down Counter Example Using Comparative Contacts

In the following example, when X1 makes an off to on transition, counter CT2 will increment by one. Comparative contacts are used to energize Y3 and Y4 at different counts. When the reset (X3) turns on, the counter status bit will turn off, the current value will be 0, and the comparative contacts will turn off.



ard RLL Ictions


Shift Register (SR)



The Shift Register instruction shifts data through a predefined number of control relays. The control ranges in the shift register block must start at the beginning of an 8 bit boundary and end at the end of an 8 bit boundary.


The Shift Register has three contacts.


- Data determines the value (1 or 0) that will enter the register
- Clock shifts the bits one position on each low to high transition
- Reset —resets the Shift Register to all zeros.



With each off to on transition of the clock input, the bits which make up the shift register block are shifted by one bit position and the status of the data input is placed into the starting bit position in the shift register. The direction of the shift depends on the entry in the From and To fields. From C0 to C17 would define a block of sixteen bits to be shifted from left to right. From C17 to C0 would define a block of sixteen bits, to be shifted from right to left. The maximum size of the shift register block depends on the number of available control relays. The minimum block size is 8 control relays.

Operand Data Ty	pe	DL230 Range		DL240 Range		DL250-1 Range		DL260 Range	
	A/B	aaa	bbb	aaa	bbb	aaa	bbb	aaa	bbb
Control Relay	С	0-377	0-377	0-377	0-377	0–1777	0–1777	0-3777	0-3777





Inputs on Successive Scans

Shift Register Bits

Data	Clock	Reset	0.0	0.4
1	1	0	C0	C1 ⁻
0	1	0	<u> </u>	
0	1	0	—	
1	1	0	—	
0	1	0	—	
0	0	1	—	
	□ – ind	icates	on	es off


Accumulator / Stack Load and Output Data Instructions

Using the Accumulator


The accumulator in the DL205 series CPUs is a 32 bit register which is used as a temporary storage location for data that is being copied or manipulated in some manor. For example, you have to use the accumulator to perform math operations such as add, subtract, multiply, etc. Since there are 32 bits, you can use up to an 8-digit BCD number, or a 32-bit 2's complement number. The accumulator is reset to 0 at the end of every CPU scan.

Copying Data to the Accumulator

The Load and Out instructions and their variations are used to copy data from a V-memory location to the accumulator, or, to copy data from the accumulator to V memory. The following example copies data from V-memory location V1400 to Vmemory location V1410.




Since the accumulator is 32 bits and V memory locations are 16 bits the Load Double and Out Double (or variations thereof) use two consecutive V memory locations or 8 digit BCD constants to copy data either to the accumulator from a Vmemory address or from a Vmemory address to the accumulator. For example if you wanted to copy data from Vmemory location V1400 and V1401 to Vmemory location V1410 and V1411 the most efficient way to perform this function would be as follows:




Changing the Accumulator Data

Instructions that manipulate data also use the accumulator. The result of the manipulated data resides in the accumulator. The data that was being manipulated is cleared from the accumulator. The following example loads the constant BCD value 4935 into the accumulator, shifts the data right 4 bits, and outputs the result to V1410.




Some of the data manipulation instructions use 32 bits. They use two consecutive V memory locations or 8 digit BCD constants to manipulate data in the accumulator. The following example rotates the value 67053101 two bits to the right and outputs the value to V1410 and V1411.




Using the

The accumulator stack is used for instructions that require more than one parameter Accumulator Stack to execute a function or for user defined functionality. The accumulator stack is used when more than one Load type instruction is executed without the use of the Out type instruction. The first load instruction in the scan places a value into the accumulator. Every Load instruction thereafter without the use of an Out instruction places a value into the accumulator and the value that was in the accumulator is placed onto the accumulator stack. The Out instruction nullifies the previous load instruction and does not place the value that was in the accumulator onto the accumulator stack when the next load instruction is executed. Every time a value is placed onto the accumulator stack the other values in the stack are pushed down one location. The accumulator is eight levels deep (eight 32 bit registers). If there is a value in the eighth location when a new value is placed onto the stack, the value in the eighth location is pushed off the stack and cannot be recovered.



The POP instruction rotates values upward through the stack into the accumulator. When a POP is executed the value which was in the accumulator is cleared and the value that was on top of the stack is in the accumulator. The values in the stack are shifted up one position in the stack.




Using Pointers




Many of the DL205 series instructions will allow Vmemory pointers as a operand. Pointers can be useful in ladder logic programming, but can be difficult to understand or implement in your application if you do not have prior experience with pointers (commonly known as indirect addressing). Pointers allow instructions to obtain data from Vmemory locations referenced by the pointer value.

NOTE: In the DL205 V-memory addressing is in octal. However the value in the pointer location which will reference a V-memory location is viewed as HEX. Use the Load Address instruction to move a address into the pointer location. This instruction performs the Octal to Hexadecimal conversion for you.

The following example uses a pointer operand in a Load instruction. V-memory location 3000 is the pointer location. V3000 contains the value 400 which is the HEX equivalent of the Octal address V-memory location V2000. The CPU copies the data from V2000 into the lower word of the accumulator.



The following example is similar to the one above, except for the LDA (load address) instruction which automatically converts the Octal address to the Hex equivalent.




Load

(LD)



The Load instruction is a 16 bit instruction that loads the value (Aaaa), which is either a V memory location or a 4 digit constant, into the lower 16 bits of the accumulator. The upper 16 bits of the accumulator are set to 0.




Operand Data	а Туре	DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	A aaa		aaa	aaa	aaa
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3–53)
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem (See page 3–53)
Constant	K	0-FFFF	0-FFFF	0-FFFF	0-FFFF


Discrete Bit Flags	Description
SP76	on when the value loaded into the accumulator by any instruction is zero.



NOTE: Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.

In the following example, when X1 is on, the value in V2000 will be loaded into the accumulator and output to V2010.






\$ STR	\rightarrow	B 1	ENT					
SHFT	L ANDST	D 3	$ \hspace{.1in} .$					
C 2	A 0	A 0	A 0	ENT				
GX OUT	\rightarrow	SHFT	V AND	C 2	A 0	B 1	A 0	ENT

Load Double (LDD)



The Load Double instruction is a 32 bit instruction that loads the value (Aaaa), which is either two consecutive V memory locations or an 8 digit constant value, into the accumulator.




Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	Α	aaa	aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3-52)	All (See page 3-53)	
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem (See page 3–53)	
Constant	K	0-FFFF	0-FFFF	0-FFFF	0-FFFF	


Discrete Bit Flags	Description
SP76	on when the value loaded into the accumulator by any instruction is zero.



NOTE: Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.

In the following example, when X1 is on, the 32 bit value in V2000 and V2001 will be loaded into the accumulator and output to V2010 and V2011.






	-			
\$ STR	$\boxed{\ \ }$	B 1	ENT	
SHFT	L ANDST	L ANDST D 3		\rightarrow
C 2	A 0	A 0	A 0	ENT
GX OUT	SHFT	D 3	\rightarrow	
C 2	A	B 1	A	ENT

Load Formatted (LDF)



The Load Formatted instruction loads 1–32 consecutive bits from discrete memory locations into the accumulator. The instruction requires a starting location (Aaaa) and the number of bits (Kbbb) to be loaded. Unused accumulator bit locations are set to zero.




Operand Data Type		DL240 Range		DL250-1 Range		DL260 Range	
	Α	aaa	bbb	aaa	bbb	aaa	bbb
Inputs	Х	0–177	_	0–777	_	0–1777	_
Outputs	Υ	0–177	_	0–777	_	0–1777	
Control Relays	С	0–377	_	0–1777	_	0-3777	
Stage Bits	S	0–777	_	0–1777	_	0–1777	
Timer Bits	Т	0–177	_	0–377	_	0–377	
Counter Bits	СТ	0–177	_	0–177	_	0–377	
Special Relays	SP	0-137 540-617	_	0–777	_	0–777	
Global I/O	GX/GY	_	_	_	_	0-3777	
Constant	K	_	1–32	_	1–32	_	1–32

Discrete Bit Flags	Description
SP76	on when the value loaded into the accumulator by any instruction is zero.



NOTE: Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.


In the following example, when C0 is on, the binary pattern of C10–C16 (7 bits) will be loaded into the accumulator using the Load Formatted instruction. The lower 6 bits of the accumulator are output to Y20–Y26 using the Out Formatted instruction.



Load Address (LDA)



The Load Address instruction is a 16 bit instruction. It converts any octal value or address to the HEX equivalent value and loads the HEX value into the accumulator. This instruction is useful when an address parameter is required since all addresses for the DL205 system are in octal.




Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
		aaa	aaa	aaa	aaa	
Octal Address	0	All V memory (See page 3–50)	All V memory (See page 3–51)	All V memory (See page 3–52)	All V memory (See page 3–53)	


Discrete Bit Flags	Description
SP76	on when the value loaded into the accumulator by any instruction is zero.



NOTE: Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.

In the following example when X1 is on, the octal number 40400 will be converted to a HEX 4100 and loaded into the accumulator using the Load Address instruction. The value in the lower 16 bits of the accumulator is copied to V2000 using the Out instruction.






\$ STR	$]\![\rightarrow]$	B 1	ENT					
SHFT	L ANDST	D 3	A 0	$ \hspace{.1in} \rightarrow \hspace{.1in}$				
E 4	A 0	E 4	A 0	A 0	ENT			
GX OUT	$ \hspace{.1in} .$	SHFT	V AND	C 2	A 0	A 0	A 0	ENT

Load Accumulator Indexed (LDX)



Load Accumulator Indexed is a 16 bit instruction that specifies a source address (V memory) which will be offset by the value in the first stack location. This instruction interprets the value in the first stack location as HEX. The value in the offset address (source address + offset) is loaded into the lower 16 bits of the accumulator. The upper 16 bits of the accumulator are set to 0.




Helpful Hint: — The Load Address instruction can be used to convert an octal address to a HEX address and load the value into the accumulator.

Operand Data Ty	ре	DL250-1 Range	DL260 Range
	Α	aaa	aaa
Vmemory	V	All (See p. 3-52)	All (See p.3-53)
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p.3-53)



NOTE: Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.


In the following example when X1 is on, the HEX equivalent for octal 25 will be loaded into the accumulator (this value will be placed on the stack when the Load Accumulator Indexed instruction is executed). V memory location V1410 will be added to the value in the 1st. level of the stack and the value in this location (V1435 = 2345) is loaded into the lower 16 bits of the accumulator using the Load Accumulator Indexed instruction. The value in the lower 16 bits of the accumulator is output to V1500 using the Out instruction.



Load Accumulator Indexed from Data Constants (LDSX)



The Load Accumulator Indexed from Data Constants is a 16 bit instruction. The instruction specifies a Data Label Area (DLBL) where numerical or ASCII constants are stored. This value will be loaded into the lower 16 bits.



The LDSX instruction uses the value in the first level of the accumulator stack as an offset to determine which numerical or ASCII constant within the Data Label Area will be loaded into the accumulator. The LDSX instruction interprets the value in the first level of the accumulator stack as a HEX value.


Helpful Hint: — The Load Address instruction can be used to convert octal to HEX and load the value into the accumulator.

Operand Data Type		DL240 Range	DL250-1 Range	DL260 Range	
		aaa	aaa	aaa	
Constant	K	1–FFFF	1–FFFF	1–FFFF	



NOTE: Two consecutive Load instructions will place the value of the first load instruction onto the accumulator stack.

In the following example when X1 is on, the offset of 1 is loaded into the accumulator. This value will be placed into the first level of the accumulator stack when the LDSX instruction is executed. The LDSX instruction specifies the Data Label (DLBL K2) where the numerical constant(s) are located in the program and loads the constant value, indicated by the offset in the stack, into the lower 16 bits of the accumulator.



\$ STR	$[\;\rightarrow\;]$	B 1	ENT	ENT Handheld Programmer Keystrokes						
SHFT	L ANDST	D 3	$\boxed{\ \rightarrow\ }$	SHFT	K JMP	B 1	ENT			
SHFT	L ANDST	D 3	S RST	X SET	$\boxed{\ \rightarrow\ }$	C 2	ENT			
SHFT	E 4	N TMR	D 3	ENT						
SHFT	D 3	L ANDST	B 1	L ANDST	\rightarrow	C 2	ENT			
SHFT	N TMR	C 2	O INST#	N TMR	\rightarrow	D 3	D 3	D 3	D 3	ENT
SHFT	N TMR	C 2	O INST#	N TMR	\rightarrow	C 2	D 3	C 2	D 3	ENT
SHFT	N TMR	C 2	O INST#	N TMR	$\boxed{\ \rightarrow\ }$	E 4	F 5	E 4	J 9	ENT
GX OUT	\rightarrow	SHFT	V AND	C 2	A 0	A 0	A 0	ENT		

Load Real Number (LDR)




The Load Real Number instruction loads a real number contained in two consecutive V-memory locations, or an 8-digit constant into the accumulator.

]	LDR	
	LDK	
	A aaa	
•		

Operand Data Type		DL250-1 Range	DL260 Range		
	Α	aaa	aaa		
Vmemory	V	All V mem (See p. 3-52)	All V mem (See p. 3-53)		
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)		
Real Constant	R	-3.402823E+038 to + -3.402823E+038	-3.402823E+038 to + -3.402823E+038		

DirectSOFT32 allows you to enter real numbers directly, by using the leading "R" to indicate a *real number* entry. You can enter a constant such as Pi, shown in the example to the right. To enter negative numbers, use a minus (–) after the "R".

For very large numbers or very small numbers, you can use exponential notation. The number to the right is 5.3 million. The OUTD instruction stores it in V1400 and V1401.




These real numbersare in the IEEE 32-bit floating point format, so they occupy two V-memory locations, *regardless of how big or small the number may be!* If you view a stored real number in hex, binary, or even BCD, the number shown will be very difficult to decipher. Just like all other number types, you must keep track of real number locations in memory, so they can be read with the proper instructions later.

The previous example above stored a real number in V1400 and V1401. Suppose that now we want to retreive that number. Just use the Load Real with the V data type, as shown to the right. Next we could perform real math on it, or convert it to a binary number.






The Out instruction is a 16 bit instruction that copies the value in the lower 16 bits of the accumulator to a specified V memory location (Aaaa).



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	Α	aaa	aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3-52)	All (See page 3-53)	
Pointer	r P All V mem. (See page 3–50)		All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)	

Discrete Bit Flags	Description
SP76	on when the value loaded into the accumulator by any instruction is zero.

In the following example, when X1 is on, the value in V2000 will be loaded into the lower 16 bits of the accumulator using the Load instruction. The value in the lower 16 bits of the accumulator are copied to V2010 using the Out instruction.




\$ STR	$[\ \rightarrow \]$	B 1	ENT					
SHFT	L ANDST	D 3	$\boxed{\ \rightarrow\ }$					
C 2	A 0	A 0	A 0	ENT				
GX OUT	$[\;\rightarrow\;]$	SHFT	V AND	C 2	A 0	B 1	A 0	ENT

(OUTD)

Out Double





The Out Double instruction is a 32 bit instruction that copies the value in the accumulator to two consecutive V memory locations at a specified starting location (Aaaa).



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range aaa	
	A aaa		aaa	aaa		
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3-53)	
Pointer	Pointer P All V mem. (See page 3–50)		All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)	

In the following example, when X1 is on, the 32 bit value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is output to V2010 and V2011 using the Out Double instruction.





Handheld Programmer Keystrokes

\$ STR	$[\;\rightarrow\;]$	B 1	ENT	
SHFT	L ANDST	D 3	D 3	\rightarrow
C 2	A 0	A 0	A 0	ENT
GX OUT	SHFT	D 3	$\boxed{\ \ }$	
C 2	A 0	B 1	A 0	ENT

Out Formatted (OUTF)

GX

OUT

SHFT


 \rightarrow

ENT

Н




The Out Formatted instruction outputs 1–32 bits from the accumulator to the specified discrete memory locations. The instruction requires a starting location (Aaaa) for the destination and the number of bits (Kbbb) to be output.



Operand Data Type		DL240 Range		DL250-	1 Range	DL260 Range		
	Α	aaa	bbb	aaa	bbb	aaa	bbb	
Inputs	Х	0–177	1	0–777	_	0–1777		
Outputs	Υ	0–177		0–777	_	0–1777	_	
Control Relays	С	0-377	1	0–1777	_	0-3777		
Global I/O	GX/GY	_	1		_	0-3777		
Constant	K	_	1–32	_	1–32	_	1–32	


In the following example, when C0 is on, the binary pattern of C10–C16 (7 bits) will be loaded into the accumulator using the Load Formatted instruction. The lower 7 bits of the accumulator are output to Y20–Y26 using the Out Formatted instruction.



Out Indexed (OUTX)




The Out Indexed instruction is a 16 bit instruction. It copies a 16 bit or 4 digit value from the first level of the accumulator stack to a source address offset by the value in the accumulator(V memory + offset). This instruction interprets the offset value as a HEX number. The upper 16 bits of the accumulator are set to zero.



Operand Data Type		DL250-1 Range	DL260 Range		
	Α	aaa	aaa		
Vmemory	V	All V mem (See p. 3-52)	All V mem (See p. 3-53)		
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)		


In the following example, when X1 is on, the constant value 3544 is loaded into the accumulator. This is the value that will be output to the specified offset V memory location (V1525). The value 3544 will be placed onto the stack when the Load Address instruction is executed. Remember, two consecutive Load instructions places the value of the first load instruction onto the stack. The Load Address instruction converts octal 25 to HEX 15 and places the value in the accumulator. The Out Indexed instruction outputs the value 3544 which resides in the first level of the accumulator stack to V1525.




Out Least (OUTL)




The Out Least instruction copies the value in the lower eight bits of the accumulator to the lower eight bits of the specified V-memory location (i.e., it copies the low byte of the low word of the accumulator).




In the following example, when X1 is on, the value in V1400 will be loaded into the lower 16 bits of the accumulator using the Load instruction. The value in the lower 8 bits of the accumulator are copied to V1500 using the Out Least instruction.



Out Most (OUTM)




The Out Most instruction copies the value in the upper eight bits of the lower sixteen bits of the accumulator to the upper eight bits of the specified V-memory location (i.e., it copies the high byte of the low word of the accumulator).



Operand Data Typ	е	DL260 Range
	Α	aaa
Vmemory	V	All V mem (See p. 3-53)
Pointer	Р	All V mem (See p. 3-53)


In the following example, when X1 is on, the value in V1400 will be loaded into the lower 16 bits of the accumulator using the Load instruction. The value in the upper 8 bits of the lower 16 bits of the accumulator are copied to V1500 using the Out Most instruction.




Pop (POP)



The Pop instruction moves the value from the first level of the accumulator stack (32 bits) to the accumulator and shifts each value in the stack up one level.



In the example, when C0 is on, the value 4545 that was on top of the stack is moved into the accumulator using the Pop instruction The value is output to V2000 using the Out instruction. The next Pop moves the value 3792 into the accumulator and outputs the value to V2001. The last Pop moves the value 7930 into the accumulator and outputs the value to V2002. Please note if the value in the stack were greater than 16 bits (4 digits) the Out Double instruction would be used and 2 V memory locations for each Out Double need to be allocated.




Accumulator Logical Instructions

And (AND)



The And instruction is a 16 bit instruction that logically ands the value in the lower 16 bits of the accumulator with a specified V memory location (Aaaa). The result resides in the accumulator. The discrete status flag indicates if the result of the And is zero.



Operand Dat	а Туре.	DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	Α	aaa	aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3–53)	
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)	

Discrete Bit Flags	Description		
SP63	Will be on if the result in the accumulator is zero		



L ANDST D

SHFT

SHFT

С

G

В


ENT

ENT

SHFT

AND GX OUT NOTE: The status flags are only valid until another instruction that uses the same flags is executed.


In the following example, when X1 is on, the value in V2000 will be loaded into the accumulator using the Load instruction. The value in the accumulator is anded with the value in V2006 using the And instruction. The value in the lower 16 bits of the accumulator is output to V2010 using the Out instruction.



And Double (ANDD)



The And Double is a 32 bit instruction that logically ands the value in the accumulator with an 8 digit (max.) constant value (Aaaa). The result resides in the accumulator. Discrete status flags indicate if the result of the And Double is zero or a negative number (the most significant bit is on).




Operand Data	ata Type DL230 Range		DL240 Range	DL250-1 Range	DL260 Range	
	aaa		aaa	aaa	aaa	
Constant	K	0-FFFF	0-FFFF	0-FFFF	0-FFFF	

Discrete Bit Flags	Description			
SP63	Will be on if the result in the accumulator is zero			
SP70	Will be on is the result in the accumulator is negative			



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.

In the following example, when X1 is on, the value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is anded with 36476A38 using the And double instruction. The value in the accumulator is output to V2010 and V2011 using the Out Double instruction.




Handheld	l Program	mer Keys	trokes													
\$ STR	$\boxed{\ \rightarrow\ }$	B 1	ENT													
SHFT	L ANDST	D 3	D 3	$\boxed{\ \ }$	C 2	A 0	A 0	A 0	ENT							
V AND	SHFT	D 3	$\boxed{\ \rightarrow\ }$	SHFT	K JMP	D 3	G 6	E 4	H 7	G 6	SHFT	A 0	SHFT	D 3	I 8	ENT
GX OUT	SHFT	D 3	\rightarrow	C 2	A 0	B 1	A 0	ENT								

And Formatted (ANDF)



The And Formatted instruction logically ANDs the binary value in the accumulator and a specified range of discrete memory bits (1–32). The instruction requires a starting location (Aaaa) and number of bits (Kbbb) to be ANDed. Discrete status flags indicate if the result is zero or a negative number (the most significant bit =1).




Operand Data Type		DL250-	1 Range	DL260 Range		
	A/B	aaa	bbb	aaa	bbb	
Inputs	Х	0–777	_	0–1777	_	
Outputs	Υ	0–777	_	0–1777	_	
Control Relays	С	0–1777	_	0-3777	_	
Stage Bits	S	0–1777	_	0–1777	_	
Timer Bits	Т	0-377	_	0–377	_	
Counter Bits	СТ	0–177	_	0–377	_	
Global I/O	GX/GY	_	_	0-3777	_	
Special Relays	SP	0–777, 320–717	_	0–777, 320–717	_	
Constant	K	_	1–32		1–32	

Discrete Bit Flags	Description				
SP63	Will be on if the result in the accumulator is zero				
SP70	Will be on is the result in the accumulator is negative				



NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on the Load Formatted instruction loads C10–C13 (4 binary bits) into the accumulator. The accumulator contents is logically ANDed with the bit pattern from Y20–Y23 using the And Formatted instruction. The Out Formatted instruction outputs the accumulator's lower four bits to C20–C23.




tandard RLI

And with Stack (ANDS)




The And with Stack instruction is a 32 bit instruction that logically ands the value in the accumulator with the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed from the stack and all values are moved up one level. Discrete status flags indicate if the result of the And with Stack is zero or a negative number (the most significant bit is on).



Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example when X1 is on, the binary value in the accumulator will be anded with the binary value in the first level or the accumulator stack. The result resides in the accumulator. The 32 bit value is then output to V1500 and V1501.



Or (OR)



The Or instruction is a 16 bit instruction that logically ors the value in the lower 16 bits of the accumulator with a specified V memory location (Aaaa). The result resides in the accumulator. The discrete status flag indicates if the result of the Or is zero.




Operand Dat	Operand Data Type. DL230 Range		DL240 Range	DL250-1 Range	DL260 Range	
	A aaa		aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3-53)	
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)	

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.


In the following example, when X1 is on, the value in V2000 will be loaded into the accumulator using the Load instruction. The value in the accumulator is ored with V2006 using the Or instruction. The value in the lower 16 bits of the accumulator are output to V2010 using the Out instruction.



Or Double (ORD)



The Or Double is a 32 bit instruction that ors the value in the accumulator with the value (Aaaa), or an 8 digit (max.) constant value. The result resides in the accumulator. Discrete status flags indicate if the result of the Or Double is zero or a negative number (the most significant bit is on).




Operand Data	Operand Data Type DL230		DL240 Range	DL250-1 Range	DL260 Range
		aaa aaa		aaa	aaa
Constant	K	0-FFFF	0-FFFF	0-FFFF	0-FFFF

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.

In the following example, when X1 is on, the value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is ored with 36476A38 using the Or Double instruction. The value in the accumulator is output to V2010 and V2011 using the Out Double instruction.




\$ STR	\rightarrow	B 1	ENT													
SHFT	L ANDST	D 3	D 3	$\boxed{\ \ }$	C 2	A 0	A 0	A 0	ENT							
Q OR	SHFT	D 3	$\boxed{\ \rightarrow\ }$	SHFT	K JMP	D 3	G 6	E 4	H 7	G 6	SHFT	A 0	SHFT	D 3	I 8	ENT
GX OUT	SHFT	D 3	\rightarrow	C 2	A 0	B 1	A 0	ENT								

Or Formatted (ORF)



The Or Formatted instruction logically ORs the binary value in the accumulator and a specified range of discrete bits (1-32). The instruction requires a starting location (Aaaa) and the number of bits (Kbbb) to be ORed. Discrete status flags indicate if the result is zero or negative (the most significant bit =1).



Operand Data Type		DL250-	1 Range	DL260	Range			
	A/B	aaa	bbb	aaa	bbb			
Inputs	Х	0–777	_	0–1777				
Outputs	Υ	0–777	_	0–1777	_			
Control Relays	С	0–1777	_	0-3777	_			
Stage Bits	S	0-1777	_	0–1777				
Timer Bits	Т	0–377	_	0–377	_			
Counter Bits	CT	0–177	_	0–377				
Special Relays	SP	0–137, 320–717	_	0–777, 320–717	_			
Global I/O	GX/ GY	_	_	0-3777	_			
Constant	K	_	1–32		1–32			
Discrete Bit Flags	;	Description						
SP63 Will be on if the result in the accumulator is zero								


Will be on is the result in the accumulator is negative

333333

SP70

NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on the Load Formatted instruction loads C10–C13 (4 binary bits) into the accumulator. The Or Formatted instruction logically ORs the accumulator contents with Y20–Y23 bit pattern. The Out Formatted instruction outputs the accumulator's lower four bits to C20–C23.




tandard RLI Instructions

Or with Stack (ORS)




The Or with Stack instruction is a 32 bit instruction that logically ors the value in the accumulator with the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed from the stack and all values are moved up one level. Discrete status flags indicate if the result of the Or with Stack is zero or a negative number (the most significant bit is on).



Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative

In the following example when X1 is on, the binary value in the accumulator will be ored with the binary value in the first level of the stack. The result resides in the accumulator.




Handheld Programmer Keystrokes

\$ STR	$[\;\rightarrow\;]$	B 1	ENT						
SHFT	L ANDST	D 3	D 3	$\boxed{\ \rightarrow\ }$	B 1	E 4	A 0	A 0	ENT
Q OR	SHFT	S RST	ENT						
GX OUT	SHFT	D 3	\rightarrow	B 1	F 5	A 0	A 0	ENT	

Exclusive Or (XOR)



The Exclusive Or instruction is a 16 bit instruction that performs an exclusive or of the value in the lower 16 bits of the accumulator and a specified V memory location (Aaaa). The result resides in the in the accumulator. The discrete status flag indicates if the result of the XOR is zero.




Operand Data Type.		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	A aaa		aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3–53)	
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3-53)	

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.

In the following example, when X1 is on, the value in V2000 will be loaded into the accumulator using the Load instruction. The value in the accumulator is exclusive ored with V2006 using the Exclusive Or instruction. The value in the lower 16 bits of the accumulator are output to V2010 using the Out instruction.




Handheld Programmer Keystrokes

\$ STR	\rightarrow	SHFT	X SET	B 1	ENT						
SHFT	L ANDST	D 3	$\boxed{\ \rightarrow\ }$	SHFT	V AND	C 2	A 0	A 0	A 0	ENT	
SHFT	X SET	SHFT	Q OR	$\boxed{\ \rightarrow\ }$	SHFT	V AND	C 2	A 0	A 0	G 6	ENT
GX OUT	\rightarrow	SHFT	V AND	C 2	A 0	B 1	A 0	ENT			

Exclusive Or Double (XORD)



The Exclusive OR Double is a 32 bit instruction that performs an exclusive or of the value in the accumulator and the value (Aaaa), which is a 8 digit (max.) constant. The result resides in the accumulator. Discrete status flags indicate if the result of the Exclusive Or Double is zero or a negative number (the most significant bit is on).




Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
		aaa	aaa	aaa	aaa	
Constant	K	0-FFFF	0-FFFF	0-FFFF	0-FFFF	

Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.

In the following example, when X1 is on, the value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is exclusively ored with 36476A38 using the Exclusive Or Double instruction. The value in the accumulator is output to V2010 and V2011 using the Out Double instruction.



Exclusive Or Formatted (XORF)



The Exclusive Or Formatted instruction performs an exclusive OR of the binary value in the accumulator and a specified range of discrete memory bits (1–32).

	XORF	A aaa	
_	Kt	bbb	

The instruction requires a starting location (Aaaa) and the number of bits (Bbbb) to be exclusive ORed. Discrete status flags indicate if the result of the Exclusive Or Formatted is zero or negative (the most significant bit =1).


Operand Data Type		DL250-	1 Range	DL260 Range		
	A/B	aaa	bbb	aaa	bbb	
Inputs	Х	0–777	_	0–1777	_	
Outputs	Y	0–777	_	0–1777	_	
Control Relays	С	0–1777	_	0-3777	_	
Stage Bits	S	0–1777	_	0–1777	_	
Timer Bits	Т	0-377	_	0–377	_	
Counter Bits	СТ	0–177	_	0–377	_	
Special Relays	SP	0–137, 320–717	_	0–777, 320–717	_	
Global I/O	GX/GY	_	_	0-3777	_	
Constant	K	_	1–32	_	1–32	

Discrete Bit Flags	Description		
SP63	Will be on if the result in the accumulator is zero		
SP70	Will be on is the result in the accumulator is negative		




NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the binary pattern of C10–C13 (4 bits) will be loaded into the accumulator using the Load Formatted instruction. The value in the accumulator will be logically Exclusive Ored with the bit pattern from Y20–Y23 using the Exclusive Or Formatted instruction. The value in the lower 4 bits of the accumulator are output to C20–C23 using the Out Formatted instruction.



Exclusive Or with Stack (XORS)




The Exclusive Or with Stack instruction is a 32 bit instruction that performs an exclusive or of the value in the accumulator with the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed from the stack and all values are moved up one level. Discrete status flags indicate if the result of the Exclusive Or with Stack is zero or a negative number (the most significant bit is on).



Discrete Bit Flags	Description
SP63	Will be on if the result in the accumulator is zero
SP70	Will be on is the result in the accumulator is negative

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example when X1 is on, the binary value in the accumulator will be exclusive ored with the binary value in the first level of the accumulator stack. The result will reside in the accumulator.



Compare (CMP)



The compare instruction is a 16 bit instruction that compares the value in the lower 16 bits of the accumulator with the value in a specified V memory location (Aaaa). The corresponding status flag will be turned on indicating the result of the comparison.




Operand Data Type.		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range aaa	
	A aaa		aaa	aaa		
V memory	V	All (See page 3–50) All (See page 3–51)		All (See page 3–52)	All (See page 3–53)	
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)	

Discrete Bit Flags	Description
SP60	On when the value in the accumulator is less than the instruction value.
SP61	On when the value in the accumulator is equal to the instruction value.
SP62	On when the value in the accumulator is greater than the instruction value.



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.

In the following example when X1 is on, the constant 4526 will be loaded into the lower 16 bits of the accumulator using the Load instruction. The value in the accumulator is compared with the value in V2000 using the Compare instruction. The corresponding discrete status flag will be turned on indicating the result of the comparison. In this example, if the value in the accumulator is less than the value specified in the Compare instruction, SP60 will turn on energizing C30.




tandard RLL Instructions

Compare Double (CMPD)



The Compare Double instruction is a 32-bit instruction that compares the value in the accumulator with the value (Aaaa), which is either two consecutive V memory locations or an 8-digit (max.) constant. The corresponding status flag will be turned on indicating the result of the comparison.




Operand Data Type.		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	Α	aaa	aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3-52)	All (See page 3-53)	
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)	
Constant	K	1–FFFFFFF	1-FFFFFFF	1-FFFFFFF	1-FFFFFFF	


Discrete Bit Flags	Description
SP60	On when the value in the accumulator is less than the instruction value.
SP61	On when the value in the accumulator is equal to the instruction value.
SP62	On when the value in the accumulator is greater than the instruction value.

333333

NOTE: The status flags are only valid until another instruction that uses the same flags is executed.

In the following example when X1 is on, the value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is compared with the value in V2010 and V2011 using the CMPD instruction. The corresponding discrete status flag will be turned on indicating the result of the comparison. In this example, if the value in the accumulator is less than the value specified in the Compare instruction, SP60 will turn on energizing C30.






Handheld Programmer Keystrokes

\$ STR	$[\;\rightarrow\;]$	B 1	ENT								
SHFT	L ANDST	D 3	D 3	$[\;\rightarrow\;]$	C 2	A 0	A 0	A 0	ENT		
SHFT	C 2	SHFT	M ORST	P CV	D 3	$\boxed{\ \ }$	C 2	A 0	B 1	A 0	ENT
\$ STR	$[\;\rightarrow\;]$	SHFT	SP STRN	G 6	A 0	ENT					
GX OUT	$[\;\rightarrow\;]$	SHFT	C 2	D 3	A 0	ENT					

Compare Formatted (CMPF)



The Compare Formatted compares the value in the accumulator with a specified number of discrete locations (1–32). The instruction requires a starting location (Aaaa) and the number of bits (Kbbb) to be compared. The corresponding status flag will be turned on indicating the result of the comparison.




Operand Data Type		DL250-	1 Range	DL260 Range		
	A/B	aaa	bbb	aaa	bbb	
Inputs	Х	0–777	_	0–1777	_	
Outputs	Υ	0–777	_	0–1777	_	
Control Relays	С	0–1777	_	0-3777	_	
Stage Bits	S	0–1777	_	0-1777	_	
Timer Bits	Т	0–377	_	0–377	_	
Counter Bits	СТ	0–177	_	0-377	_	
Global I/O	GX/GY	_	_	0-3777	_	
Special Relays	SP	0–137, 320–717	_	0–777, 320–717	_	
Constant	K	_	1–32	_	1–32	


Discrete Bit Flags	Description
SP60	On when the value in the accumulator is less than the instruction value.
SP61	On when the value in the accumulator is equal to the instruction value.
SP62	On when the value in the accumulator is greater than the instruction value.




NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on the Load Formatted instruction loads the binary value (6) from C10–C13 into the accumulator. The CMPF instruction compares the value in the accumulator to the value in Y20–Y23 (E hex). The corresponding discrete status flag will be turned on indicating the result of the comparison. In this example, if the value in the accumulator is less than the value specified in the Compare instruction, SP60 will turn on energizing C30.






Compare with Stack (CMPS)



The Compare with Stack instruction is a 32-bit instruction that compares the value in the accumulator with the value in the first level of the accumulator stack.




The corresponding status flag will be turned on indicating the result of the comparison. This does not affect the value in the accumulator.

Discrete Bit Flags	Description	
SP60	On when the value in the accumulator is less than the instruction value.	
SP61	On when the value in the accumulator is equal to the instruction value.	
SP62	On when the value in the accumulator is greater than the instruction value.	

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example when X1 is on, the value in V1400 and V1401 is loaded into the accumulator using the Load Double instruction. The value in V1410 and V1411 is loaded into the accumulator using the Load Double instruction. The value that was loaded into the accumulator from V1400 and V1401 is placed on top of the stack when the second Load instruction is executed. The value in the accumulator is compared with the value in the first level or the accumulator stack using the CMPS instruction. The corresponding discrete status flag will be turned on indicating the result of the comparison. In this example, if the value in the accumulator is less than the value in the stack, SP60 will turn on, energizing C30.



Compare Real Number (CMPR)



The Compare Real Number instruction compares a real number value in the accumulator with two consecutive V memory locations containing a real number. The corresponding status flag will be turned on indicating the result of the comparison. Both numbers being compared are 32 bits long.




Operand Data Type		DL250-1 Range	DL260 Range
	Α	aaa	aaa
Vmemory	V	All (See p. 3-52)	All (See p. 3-53)
Pointer	Р	All (See p. 3-52)	All (See p. 3-53)
Constant	R	-3.402823E+038 to + -3.402823E+038	-3.402823E+038 to + -3.402823E+038


Discrete Bit Flags	Description
SP60	On when the value in the accumulator is less than the instruction value.
SP61	On when the value in the accumulator is equal to the instruction value.
SP62	On when the value in the accumulator is greater than the instruction value.
SP71	On anytime the V-memory specified by a pointer (P) is not valid.
SP75	On when a real number instruction is executed and a non–real number was encountered.



NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example when X1 is on, the LDR instruction loads the real number representation for 7 decimal into the accumulator. The CMPR instruction compares the accumulator contents with the real representation for decimal 6. Since 7 > 6, the corresponding discrete status flag is turned on (special relay SP60).






Math Instructions

Add (ADD)



Add is a 16 bit instruction that adds a BCD value in the accumulator with a BCD value in a V memory location (Aaaa). The result resides in the accumulator.




Operand Dat	а Туре.	DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
V memory	V	All (See page 3-50)	All (See page 3-51)	All (See page 3–52)	All (See page 3-53)
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)

Discrete Bit Flags	Description	
SP63	On when the result of the instruction causes the value in the accumulator to be zero.	
SP66	On when the 16 bit addition instruction results in a carry.	
SP67	On when the 32 bit addition instruction results in a carry.	
SP70	On anytime the value in the accumulator is negative.	
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.	



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.


In the following example, when X1 is on, the value in V2000 will be loaded into the accumulator using the Load instruction. The value in the lower 16 bits of the accumulator are added to the value in V2006 using the Add instruction. The value in the accumulator is copied to V2010 using the Out instruction.



Add Double (ADDD)



Add Double is a 32 bit instruction that adds the BCD value in the accumulator with a BCD value (Aaaa), which is either two consecutive V memory locations or an 8-digit (max.) BCD constant. The result resides in the accumulator.




Operand Data	а Туре.	DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3-52)	All (See page 3-53)
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)
Constant	K	0-9999999	0-99999999	0-99999999	0-99999999

Discrete Bit Flags	Description	
SP63	On when the result of the instruction causes the value in the accumulator to be zero.	
SP66	On when the 16 bit addition instruction results in a carry.	
SP67	On when the 32 bit addition instruction results in a carry.	
SP70	On anytime the value in the accumulator is negative.	
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.	



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.


In the following example, when X1 is on, the value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is added with the value in V2006 and V2007 using the Add Double instruction. The value in the accumulator is copied to V2010 and V2011 using the Out Double instruction.



Add Real (ADDR)




The Add Real instruction adds a real number in the accumulator with either a real constant or a real number occupying two consecutive V-memory locations. The result resides in the accumulator. Both numbers must conform to the IEEE floating point format.



Operand Data Type		DL250-1 Range	DL260 Range	
	Α	aaa	aaa	
Vmemory	V	All (See p. 3-52)	All (See p. 3-53)	
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)	
Constant	R	-3.402823E+038 to + -3.402823E+038	-3.402823E+038 to + -3.402823E+038	

Discrete Bit Flags	Description	
SP63	On when the result of the instruction causes the value in the accumulator to be zero.	
SP70	On anytime the value in the accumulator is negative.	
SP71	On anytime the V-memory specified by a pointer (P) is not valid.	
SP72	On anytime the value in the accumulator is an invalid floating point number.	
SP73	on when a signed addition or subtraction results in a incorrect sign bit.	
SP74	On anytime a floating point math operation results in an underflow error.	
SP75	On when a real number instruction is executed and a non-real number was encountered.	

NOTE: Status flags are valid only until another instruction uses the same flag.






NOTE: The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use *Direct*SOFT32 for this feature.

Subtract (SUB)



Subtract is a 16 bit instruction that subtracts the BCD value (Aaaa) in a V memory location from the BCD value in the lower 16 bits of the accumulator. The result resides in the accumulator.




Operand Data	а Туре.	DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
V memory	V	All (See page 3-50)	All (See page 3-51)	All (See page 3-52)	All (See page 3-53)
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)

Discrete Bit Flags	Description	
SP63	On when the result of the instruction causes the value in the accumulator to be zero.	
SP64	On when the 16 bit subtraction instruction results in a borrow.	
SP65	On when the 32 bit subtraction instruction results in a borrow.	
SP70	On anytime the value in the accumulator is negative.	
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.	



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.


In the following example, when X1 is on, the value in V2000 will be loaded into the accumulator using the Load instruction. The value in V2006 is subtracted from the value in the accumulator using the Subtract instruction. The value in the accumulator is copied to V2010 using the Out instruction.



Subtract Double (SUBD)



Subtract Double is a 32 bit instruction that subtracts the BCD value (Aaaa), which is either two consecutive V memory locations or an 8-digit (max.) constant, from the BCD value in the accumulator. The result resides in the accumulator.




Operand Data Type.		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	A aaa		aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3-53)	
Pointer	Р	All V mem. (See page 3–50)	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3-53)	
Constant	K	0-9999999	0-9999999	0-9999999	0-99999999	

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.

In the following example, when X1 is on, the value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The value in V2006 and V2007 is subtracted from the value in the accumulator. The value in the accumulator is copied to V2010 and V2011 using the Out Double instruction.




GX OUT

SHFT

Subtract Real (SUBR)



The Subtract Real instruction subtracts a real number in the accumulator from either a real constant or a real number occupying two consecutive V-memory locations. The result resides in the accumulator. Both numbers must conform to the IEEE floating point format.




Operand Data Type		DL250-1 Range	DL260 Range	
	Α	aaa	aaa	
Vmemory	V	All (See p. 3–52)	All (See p. 3-53)	
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)	
Constant	R	-3.402823E+038 to + -3.402823E+038	-3.402823E+038 to + -3.402823E+038	

Discrete Bit Flags	Description		
SP63	On when the result of the instruction causes the value in the accumulator to be zero.		
SP70	On anytime the value in the accumulator is negative.		
SP71 On anytime the V-memory specified by a pointer (P) is not valid.			
SP72	On anytime the value in the accumulator is a valid floating point number.		
SP73 on when a signed addition or subtraction results in a incorrect sign bit.			
SP74	On anytime a floating point math operation results in an underflow error.		
SP75	On when a real number instruction is executed and a non-real number was encountered.		

33333

NOTE: Status flags are valid only until another instruction uses the same flag.






NOTE: The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use *Direct*SOFT32 for this feature.

Multiply (MUL)



Multiply is a 16 bit instruction that multiplies the BCD value (Aaaa), which is either a V memory location or a 4-digit (max.) constant, by the BCD value in the lower 16 bits of the accumulator The result can be up to 8 digits and resides in the accumulator.




Operand Data Type.		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	Α	aaa	aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3-53)	
Pointer	Р	_	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)	
Constant	K	1–9999	1–9999	1–9999	1–9999	

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.

In the following example, when X1 is on, the value in V2000 will be loaded into the accumulator using the Load instruction. The value in V2006 is multiplied by the value in the accumulator. The value in the accumulator is copied to V2010 and V2011 using the Out Double instruction.




\$ STR	\rightarrow	B 1	ENT						
SHFT	L ANDST	D 3	\rightarrow	C 2	A 0	A 0	A 0	ENT	
SHFT	M ORST	U ISG	L ANDST	$\boxed{\ \rightarrow\ }$	C 2	A 0	A 0	G 6	ENT
GX OUT	SHFT	D 3	\rightarrow	C 2	A 0	B 1	A 0	ENT	

Multiply Double (MULD)



Multiply Double is a 32 bit instruction that multiplies the 8-digit BCD value in the accumulator by the 8-digit BCD value in the two consecutive V-memory locations specified in the instruction. The lower 8 digits of the results reside in the accumulator. Upper digits of the result reside in the accumulator stack.




Operand Data Type		DL250-1 Range	DL260 Range	
	Α	aaa	aaa	
Vmemory	V	All V mem (See p. 3-52)	All V mem (See p. 3-53)	
Pointer	Р	1	_	

Discrete Bit Flags	Description			
SP63	On when the result of the instruction causes the value in the accumulator to be zero.			
SP70	On anytime the value in the accumulator is negative.			
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.			



NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the constant Kbc614e hex will be loaded into the accumulator. When converted to BCD the number is "12345678". That number is stored in V1400 and V1401. After loading the constant K2 into the accumulator, we multiply it times 12345678, which is 24691356.



Multiply Real (MULR)




The Multiply Real instruction multiplies a real number in the accumulator with either a real constant or a real number occupying two consecutive V-memory locations. The result resides in the accumulator. Both numbers must conform to the IEEE floating point format.



Operand Data Type		DL250-1 Range	DL260 Range
	Α	aaa	aaa
Vmemory	٧	All V mem (See p. 3-52)	All V mem (See p. 3-53)
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)
Real Constant	R	-3.402823E+038 to + -3.402823E+038	-3.402823E+038 to + -3.402823E+038

Discrete Bit Flags	Description	
SP63	On when the result of the instruction causes the value in the accumulator to be zero.	
SP70	On anytime the value in the accumulator is negative.	
SP71 On anytime the V-memory specified by a pointer (P) is not valid.		
SP72	On anytime the value in the accumulator is a valid floating point number.	
SP73 on when a signed addition or subtraction results in a incorrect sign bit.		
SP74	On anytime a floating point math operation results in an underflow error.	
SP75	On when a real number instruction is executed and a non-real number was encountered.	

NOTE: Status flags are valid only until another instruction uses the same flag.






NOTE: The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use *Direct*SOFT32 for this feature.



Divide is a 16 bit instruction that divides the BCD value in the accumulator by a BCD value (Aaaa), which is either a V memory location or a 4-digit (max.) constant. The first part of the quotient resides in the accumulator and the remainder resides in the first stack location.




Operand Data Type.		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	Α	aaa	aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3-53)	
Pointer	Р	_	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3-53)	
Constant	K	1–9999	1–9999	1–9999	1–9999	

Discrete Bit Flags	Description				
SP53	On when the value of the operand is larger than the accumulator can work with.				
SP63	On when the result of the instruction causes the value in the accumulator to be zero.				
SP70	On anytime the value in the accumulator is negative.				
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.				



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.


In the following example, when X1 is on, the value in V2000 will be loaded into the accumulator using the Load instruction. The value in the accumulator will be divided by the value in V2006 using the Divide instruction. The value in the accumulator is copied to V2010 using the Out instruction.



Divide Double (DIVD)



Divide Double is a 32 bit instruction that divides the BCD value in the accumulator by a BCD value (Aaaa), which must be obtained from two consecutive V memory locations. (You cannot use a constant as the parameter in the box.) The first part of the quotient resides in the accumulator and the remainder resides in the first stack location.




Operand Data Type		DL250-1 Range	DL260 Range		
Α		aaa	aaa		
Vmemory	V	All V mem (See p. 3-52)	All V mem (See p. 3-53)		
Pointer	Р	_	_		

Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.



NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is divided by the value in V1420 and V1421 using the Divide Double instruction. The first part of the quotient resides in the accumulator and the remainder resides in the first stack location. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Divide Real (DIVR)




The Divide Real instruction divides a real number in the accumulator by either a real constant or a real number occupying two consecutive V-memory locations. The result resides in the accumulator. Both numbers must conform to the IEEE floating point format.



Operand Data T	уре	DL250-1 Range	DL260 Range		
	Α	aaa	aaa		
Vmemory	V	All (See p. 3–52)	All (See p. 3-53)		
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)		
Constant	R	-3.402823E+038 to + -3.402823E+038	-3.402823E+038 to + -3.402823E+038		

Discrete Bit Flags	Description				
SP63	On when the result of the instruction causes the value in the accumulator to be zero.				
SP70	On anytime the value in the accumulator is negative.				
SP71	On anytime the V-memory specified by a pointer (P) is not valid.				
SP72	On anytime the value in the accumulator is a valid floating point number.				
SP73	on when a signed addition or subtraction results in a incorrect sign bit.				
SP74	On anytime a floating point math operation results in an underflow error.				
SP75	On when a real number instruction is executed and a non-real number was encountered.				

NOTE: Status flags are valid only until another instruction uses the same flag.





NOTE: The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use *Direct*SOFT32 for this feature.

Increment (INC)




Decrement (DEC)



The Increment instruction increments a BCD value in a specified V memory location by "1" each time the instruction is executed.



The Decrement instruction decrements a BCD value in a specified V memory location by "1" each time the instruction is executed.




Operand Data Ty	/pe	DL250-1 Range	DL260 Range		
Α		aaa	aaa		
Vmemory	V	All (See p. 3–52)	All (See p. 3-53)		
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)		

Discrete Bit Flags	Description
SP63	on when the result of the instruction causes the value in the accumulator to be zero.
SP75	on when a BCD instruction is executed and a NON-BCD number was encountered.




NOTE: Status flags are valid only until another instruction uses the same flag.

In the following increment example, the value in V1400 increases by one each time that C5 is closed (true).



In the following decrement example, the value in V1400 is decreased by one each time that C5 is closed (true).




NOTE: Use a pulsed contact closure to INC/DEC the value in V–memory once per closure.



Add Binary (ADDB)



Add Binary is a 16 bit instruction that adds the unsigned 2's complement binary value in the lower 16 bits of the accumulator with an unsigned 2's complement binary value (Aaaa), which is either a V memory location or a 16-bit constant. The result can be up to 32 bits (unsigned 2's complement) and resides in the accumulator.




Operand Data Type		DL250-1 Range	DL260 Range				
Α		aaa	aaa				
Vmemory	V	All (See p. 3-52)	All (See p. 3-53)				
Pointer	Р	All V mem (See p. 3–52)	All V mem (See p. 3-53)				
Constant	K	0-FFFF	0-FFFF				

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP73	On when a signed addition or subtraction results in a incorrect sign bit.



NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The binary value in the accumulator will be added to the binary value in V1420 using the Add Binary instruction. The value in the accumulator is copied to V1500 and V1501 using the Out instruction.




Handheld Programmer	Keystrokes
---------------------	------------

\$ STR	$[\;\rightarrow\;]$	B 1	ENT							
SHFT	L ANDST	D 3	\rightarrow	B 1	E 4	A 0	A 0	ENT		
SHFT	A 0	D 3	D 3	B 1	\rightarrow	B 1	E 4	C 2	A 0	ENT
GX OUT	SHFT	D 3	$\boxed{\ \rightarrow\ }$	B 1	F 5	A 0	A 0	ENT		

(ADDBD)



Add Binary Double Add Binary Double is a 32 bit instruction that adds the unsigned 2's complement binary value in the accumulator with the value (Aaaa), which is either two consecutive V memory locations or 32-bit 2's complement unsigned binary constant. The result resides in the accumulator.




Operand Data Typ	е	DL260 Range		
	Α	aaa		
Vmemory	V	All (See 3-53)		
Pointer	Р	All V mem (See p. 3-53)		
Constant	K	0-FFFFFFF		

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP73	On when a signed addition or subtraction results in a incorrect sign bit.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The binary value in the accumulator is added with the binary value in V1420 and V1421 using the Add Binary Double instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Subtract Binary (SUBB)



Subtract Binary is a 16 bit instruction that subtracts the unsigned 2–s complement binary value (Aaaa), which is either a V memory location or a 16-bit 2's complement binary value, from the binary value in the accumulator. The result resides in the accumulator.




Operand Data Typ	ре	DL250-1 Range	DL260 Range		
	Α	aaa	aaa		
Vmemory	V	All (See p. 3-52)	All (See p. 3-53)		
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)		
Constant	К	0-FFFF	0-FFFF		

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.



NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The binary value in V1420 is subtracted from the binary value in the accumulator using the Subtract Binary instruction. The value in the accumulator is copied to V1500 using the Out instruction.




\$ STR	$[\;\rightarrow\;]$	B 1	ENT									
SHFT	L ANDST	D 3	$\boxed{\ \rightarrow\ }$	B 1	E 4	A 0	A 0	ENT				
SHFT	S RST	SHFT	U ISG	B 1	B 1	D 3	$\boxed{\ \rightarrow\ }$	B 1	E 4	C 2	A 0	ENT
GX OUT	SHFT	\rightarrow	В	F 5	A	A	ENT					

Double

Subtract Binary

Subtract Binary Double is a 32 bit instruction that subtracts the unsigned 2's complement binary value (Aaaa), which is either two consecutive V memory locations or a 32-bit unsigned 2's complement binary constant, from the binary value in the accumulator The result resides in the accumulator.




Operand Data Type	е	DL260 Range
	Α	aaa
Vmemory	V	All (See p. 3-53)
Pointer	Р	All (See p. 3-53)
Constant	K	0-FFFFFFF

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The binary value in V1420 and V1421 is subtracted from the binary value in the accumulator using the Subtract Binary Double instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Multiply Binary (MULB)



Multiply Binary is a 16 bit instruction that multiplies the unsigned 2's complement binary value (Aaaa), which is either a V memory location or a 16-bit unsigned 2's complement binary constant, by the16-bit binary value in the accumulator The result can be up to 32 bits and resides in the accumulator.




Operand Data Ty	ре	DL250-1 Range	DL260 Range
	Α	aaa	aaa
Vmemory	V	All (See p. 3-52)	All (See p. 3-53)
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)
Constant	К	0-FFFF	0-FFFF

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.



NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The binary value in V1420 is multiplied by the binary value in the accumulator using the Multiply Binary instruction. The value in the accumulator is copied to V1500 using the Out instruction.




\$ STR	$[\;\rightarrow\;]$	B 1	ENT							
SHFT	L ANDST	D 3	\rightarrow	B 1	E 4	A 0	A 0	ENT		
SHFT	M ORST	U ISG	L 1	B 1	\rightarrow	B 1	E 4	C 2	A 0	ENT
GX OUT	SHFT	D 3	\rightarrow	B 1	F 5	A 0	A 0	ENT		

Divide Binary (DIVB)



Divide Binary is a 16 bit instruction that divides the unsigned 2's complement binary value in the accumulator by a binary value (Aaaa), which is either a V memory location or a 16-bit unsigned 2's complement binary constant. The first part of the quotient resides in the accumulator and the remainder resides in the first stack location.



Operand Data Typ	ре	DL250-1 Range	DL260 Range		
	Α	aaa	aaa		
Vmemory	V	All (See p. 3-52)	All (See p. 3-53)		
Pointer	Р	All V mem (See p. 3-52)	All V mem (See p. 3-53)		
Constant	K	0-FFFF	0-FFFF		

Discrete Bit Flags	Description	
SP53	On when the value of the op	erand is larger than the accumulator can

0-FFFF

SP53 On when the value of the operand is larger than the accumulator can work with.


SP63 On when the result of the instruction causes the value in the accumulator to be zero.

SP70 On anytime the value in the accumulator is negative.



NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The binary value in the accumulator is divided by the binary value in V1420 using the Divide Binary instruction. The value in the accumulator is copied to V1500 using the Out instruction.



Handheld Programmer Keystrokes


Constant

\$ STI	R _	\rightarrow	B 1	ENT							
SHF	T L	NDST	D 3	\rightarrow	B 1	E 4	A 0	A 0	ENT		
SHF	T	3	I 8	V AND	B 1	$\boxed{\ \rightarrow\ }$	B 1	E 4	C 2	A 0	ENT
GX OU	T S	SHFT	D 3	\rightarrow	B 1	F 5	A 0	A 0	ENT		

Increment Binary (INCB)



The Increment Binary instruction increments a binary value in a specified V memory location by "1" each time the instruction is executed.




Operand Dat	а Туре.	DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	Α	aaa	aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3-53)	
Pointer	Р	_	All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)	

Discrete Bit Flags	Description
SP63	on when the result of the instruction causes the value in the accumulator to be zero.



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.

In the following example when C5 is on, the binary value in V2000 is increased by 1.



V2000


4 A 3 D

\$ STR	\rightarrow	SHFT	C 2	F 5	ENT					
SHFT	I 8	N TMR	C 2	B 1	\rightarrow	C 2	A 0	A 0	A 0	ENT

Decrement Binary (DECB)



The Decrement Binary instruction decrements a binary value in a specified V memory location by "1" each time the instruction is executed.




Operand Data Type.		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa	aaa
V memory	V	All (See page 3-50)	All (See page 3–51)	All (See page 3–52)	All (See page 3-53)
Pointer	Р		All V mem. (See page 3–51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)

Discrete Bit Flags	Description
SP63	on when the result of the instruction causes the value in the accumulator to be zero.




NOTE: The status flags are only valid until another instruction that uses the same flags is executed.


In the following example when C5 is on, the value in V2000 is decreased by 1.



Add Formatted (ADDF)



Add Formatted is a 32 bit instruction that adds the BCD value in the accumulator with the BCD value (Aaaa) which is a range of discrete bits. The specified range (Kbbb) can be 1 to 32 consecutive bits. The result resides in the accumulator.




Operand Data Type		DL260	Range
	Α	aaa	bbb
Inputs	Х	0–1777	_
Outputs	Υ	0–1777	_
Control Relays	С	0-3777	_
Stage Bits	S	0–1777	_
Timer Bits	Т	0–377	_
Counter Bits	СТ	0–377	_
Special Relays	SP	0-137 320-717	_
Global I/O	GX/GY	0-3777	_
Constant	K	_	1–32

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X6 is on, the value formed by discrete locations X0–X3 is loaded into the accumulator using the Load Formatted instruction. The value formed by discrete locations C0–C3 is added to the value in the accumulator using the Add Formatted instruction. The value in the lower four bits of the accumulator is copied to Y10–Y13 using the Out Formatted instruction.



(SUBF)



Subtract Formatted Subtract Formatted is a 32 bit instruction that subtracts the BCD value (Aaaa). which is a range of discrete bits, from the BCD value in the accumulator. The specified range (Kbbb) can be 1 to 32 consecutive bits. The result resides in the accumulator.




Operand Data Type		DL260	Range
	Α	aaa	bbb
Inputs	Х	0-1777	_
Outputs	Υ	0–1777	_
Control Relays	С	0-3777	_
Stage Bits	S	0–1777	_
Timer Bits	Т	0–377	_
Counter Bits	СТ	0–377	_
Special Relays	SP	0-137 320-717	_
Global I/O	GX/GY	0-3777	_
Constant	К	_	1–32

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X6 is on, the value formed by discrete locations X0-X3 is loaded into the accumulator using the Load Formatted instruction. The value formed by discrete location C0-C3 is subtracted from the value in the accumulator using the Subtract Formatted instruction. The value in the lower four bits of the accumulator is copied to Y10-Y13 using the Out Formatted instruction.



Multiply Formatted (MULF)



Multiply Formatted is a 16 bit instruction that multiplies the BCD value in the accumulator by the BCD value (Aaaa) which is a range of discrete bits. The specified range (Kbbb) can be 1 to 16 consecutive bits. The result resides in the accumulator.




Operand Data Type		DL260	Range
	A/B	aaa	bbb
Inputs	Х	0-1777	_
Outputs	Y	0–1777	_
Control Relays	С	0-3777	_
Stage Bits	S	0–1777	_
Timer Bits	Т	0–377	_
Counter Bits	СТ	0-377	_
Special Relays	SP	0-137 320-717	_
Global I/O	GX/GY	0-3777	_
Constant	К	_	1–16


Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X6 is on, the value formed by discrete locations X0–X3 is loaded into the accumulator using the Load Formatted instruction. The value formed by discrete locations C0–C3 is multiplied by the value in the accumulator using the Multiply Formatted instruction. The value in the lower four bits of the accumulator is copied to Y10–Y13 using the Out Formatted instruction.



Divide Formatted (DIVF)



Divide Formatted is a 16 bit instruction that divides the BCD value in the accumulator by the BCD value (Aaaa), a range of discrete bits. The specified range (Kbbb) can be 1 to 16 consecutive bits. The first part of the quotient resides in the accumulator and the remainder resides in the first stack location.




Operand Data Type		DL260	Range
	A/B	aaa	bbb
Inputs	Х	0–477	_
Outputs	Υ	0-477	_
Control Relays	С	0-1777	_
Stage Bits	S	0-1777	_
Timer Bits	Т	0–377	_
Counter Bits	СТ	0–177	_
Special Relays	SP	0-137 320-717	_
Global I/O	GX/GY	0-3777	_
Constant	К		1–16


Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X6 is on, the value formed by discrete locations X0–X3 is loaded into the accumulator using the Load Formatted instruction. The value in the accumulator is divided by the value formed by discrete location C0–C3 using the Divide Formatted instruction. The value in the lower four bits of the accumulator is copied to Y10–Y13 using the Out Formatted instruction.



Add Top of Stack (ADDS)




Add Top of Stack is a 32 bit instruction that adds the BCD value in the accumulator with the BCD value in the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack values are moved up one level.




Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The value in the first level of the accumulator stack is added with the value in the accumulator using the Add Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Subtract Top of Stack (SUBS)




Subtract Top of Stack is a 32 bit instruction that subtracts the BCD value in the first level of the accumulator stack from the BCD value in the accumulator. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack values are moved up one level.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded into the accumulator onto the accumulator stack. The BCD value in the first level of the accumulator stack is subtracted from the BCD value in the accumulator using the Subtract Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Multiply Top of Stack (MULS)




Multiply Top of Stack is a 16 bit instruction that multiplies a 4-digit BCD value in the first level of the accumulator stack by a 4-digit BCD value in the accumulator. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack values are moved up one level.




Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in V1420 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The BCD value in the first level of the accumulator stack is multiplied by the BCD value in the accumulator using the Multiply Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Divide by Top of Stack (DIVS)




Divide Top of Stack is a 32 bit instruction that divides the 8-digit BCD value in the accumulator by a 4-digit BCD value in the first level of the accumulator stack. The result resides in the accumulator and the remainder resides in the first level of the accumulator stack.



Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the Load instruction loads the value in V1400 into the accumulator. The value in V1420 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The BCD value in the accumulator is divided by the BCD value in the first level of the accumulator stack using the Divide Stack instruction. The Out Double instruction copies the value in the accumulator to V1500 and V1501.



Add Binary Top of Stack (ADDBS)




Add Binary Top of Stack instruction is a 32 bit instruction that adds the binary value in the accumulator with the binary value in the first level of the accumulator stack. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack values are moved up one level.




Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP66	On when the 16 bit addition instruction results in a carry.
SP67	On when the 32 bit addition instruction results in a carry.
SP70	On anytime the value in the accumulator is negative.
SP73	on when a signed addition or subtraction results in a incorrect sign bit.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The binary value in the first level of the accumulator stack is added with the binary value in the accumulator using the Add Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Subtract Binary Top of Stack (SUBBS)




Subtract Binary Top of Stack is a 32 bit instruction that subtracts the binary value in the first level of the accumulator stack from the binary value in the accumulator. The result resides in the accumulator. The value in the first level of the accumulator stack is removed and all stack locations are moved up one level.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP64	On when the 16 bit subtraction instruction results in a borrow.
SP65	On when the 32 bit subtraction instruction results in a borrow.
SP70	On anytime the value in the accumulator is negative.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction, pushing the value previously loaded in the accumulator onto the accumulator stack. The binary value in the first level of the accumulator stack is subtracted from the binary value in the accumulator using the Subtract Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Multiply Binary Top of Stack (MULBS)




Multiply Binary Top of Stack is a 16 bit instruction that multiplies the 16 bit binary value in the first level of the accumulator stack by the 16 bit binary value in the accumulator. The result resides in the accumulator and can be 32 bits (8 digits max.). The value in the first level of the accumulator stack is removed and all stack locations are moved up one level.




Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.

NOTE: Status flags are valid only until another instruction uses the same flag.


In the following example, when X1 is on, the Load instruction moves the value in V1400 into the accumulator. The value in V1420 is loaded into the accumulator using the Load instruction, pushing the value previously loaded in the accumulator onto the stack. The binary value in the accumulator stack's first level is multiplied by the binary value in the accumulator using the Multiply Binary Stack instruction. The Out Double instruction copies the value in the accumulator to V1500 and V1501.



Divide Binary by Top OF Stack (DIVBS)




Divide Binary Top of Stack is a 32 bit instruction that divides the 32 bit binary value in the accumulator by the 16 bit binary value in the first level of the accumulator stack. The result resides in the accumulator and the remainder resides in the first level of the accumulator stack.



Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.

NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the value in V1400 will be loaded into the accumulator using the Load instruction. The value in V1420 and V1421 is loaded into the accumulator using the Load Double instruction also, pushing the value previously loaded in the accumulator onto the accumulator stack. The binary value in the accumulator is divided by the binary value in the first level of the accumulator stack using the Divide Binary Stack instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Transcendental Functions

The DL260 CPU features special numerical functions to complement its real number capability. The transcendental functions include the trigonometric sine, cosine, and tangent, and also their inverses (arc sine, arc cosine, and arc tangent). The square root function is also grouped with these other functions.

The transcendental math instructions operate on a real number in the accumulator (it cannot be BCD or binary). The real number result resides in the accumulator. The square root function operates on the full range of positive real numbers. The sine, cosine and tangent functions require numbers expressed in radians. You can work with angles expressed in degrees by first converting them to radians with the Radian (RAD) instruction, then performing the trig function. All transcendental functions utilize the following flag bits.


Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP72	On anytime the value in the accumulator is a valid floating point number.
SP73	on when a signed addition or subtraction results in a incorrect sign bit.
SP75	On when a real number instruction is executed and a non-real number was encountered.

Math Function	Range of Argument
SP53	On when the value of the operand is larger than the accumulator can work with.

Sine Real (SINR)




The Sine Real instruction takes the sine of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.



Cosine Real (COSR)




The Cosine Real instruction takes the cosine of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.




Tangent Real (TANR)




The Tangent Real instruction takes the tangent of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.



Arc Sine Real (ASINR)




The Arc Sine Real instruction takes the inverse sine of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.




Arc Cosine Real (ACOSR)




The Arc Cosine Real instruction takes the inverse cosine of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.




Arc Tangent Real (ATANR)




The Arc Tangent Real instruction takes the inverse tangent of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.



Square Root Real (SQRTR)




The Square Root Real instruction takes the square root of the real number stored in the accumulator. The result resides in the accumulator. Both the original number and the result are in IEEE 32-bit format.



NOTE: The square root function can be useful in several situations. However, if you are trying to do the square-root extract function for an orifice flow meter measurement as the PV to a PID loop, note that the PID loop already has the square-root extract function built in.

The following example takes the **sine** of 45 degrees. Since these transcendental functions operate only on real numbers, we do a LDR (load real) 45. The trig functions operate only in radians, so we must convert the degrees to radians by using the RADR command. After using the SINR (Sine Real) instruction, we use an OUTD (Out Double) instruction to move the result from the accumulator to V-memory. The result is 32-bits wide, requiring the Out Double to move it.




NOTE: The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use *Direct*SOFT32 for entering real numbers, using the LDR (Load Real) instruction.

Bit Operation Instructions


Sum (SUM)



The Sum instruction counts number of bits that are set to "1" in the accumulator. The HEX result resides in the accumulator.



In the following example, when X1 is on, the value formed by discrete locations X10–X17 is loaded into the accumulator using the Load Formatted instruction. The number of bits in the accumulator set to "1" is counted using the Sum instruction. The value in the accumulator is copied to V1500 using the Out instruction.




\$ STR	\rightarrow	B 1	ENT						
SHFT	L ANDST	D 3	F 5	$\boxed{\ \rightarrow\ }$	B 1	A 0	$ \hspace{.1in} .$	l 8	ENT
SHFT	S RST	SHFT	U ISG	M ORST	\rightarrow	ENT			
GX OUT	$\boxed{\ \rightarrow\ }$	PREV	PREV	PREV	B 1	F 5	A 0	A 0	ENT

tandard RLI

Shift Left (SHFL)




Shift Left is a 32 bit instruction that shifts the bits in the accumulator a specified number (Aaaa) of places to the left. The vacant positions are filled with zeros and the bits shifted out of the accumulator are lost.



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	Α	aaa	aaa	aaa	aaa	
V memory	V	All (See page 3–50)	All (See page 3–51)	All (See page 3–52)	All (See page 3-53)	
Constant	K	1–32	1–32	1–32	1–32	


In the following example, when X1 is on, the value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The bit pattern in the accumulator is shifted 10 bits to the left using the Shift Left instruction. The value in the accumulator is copied to V2010 and V2011 using the Out Double instruction.



Shift Right (SHFR)




Shift Right is a 32 bit instruction that shifts the bits in the accumulator a specified number (Aaaa) of places to the right. The vacant positions are filled with zeros and the bits shifted out of the accumulator are lost.



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
	Α	aaa	aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3-51)	All (See page 3–52)	All (See page 3-53)	
Constant	K	1–32	1–32	1–32	1–32	

In the following example, when X1 is on, the value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The bit pattern in the accumulator is shifted 10 bits to the right using the Shift Right instruction. The value in the accumulator is copied to V2010 and V2011 using the Out Double instruction.




\$ STR	$[\;\rightarrow\;]$	B 1	ENT						
SHFT	L ANDST	D 3	D 3	\rightarrow	C 2	A 0	A 0	A 0	ENT
SHFT	S RST	SHFT	H 7	F 5	R ORN	$ \hspace{.1in} \rightarrow \hspace{.1in}$	SHFT	A 0	ENT
GX OUT	SHFT	D 3	\rightarrow	C 2	A 0	B 1	A 0	ENT	

Rotate Left (ROTL)




Rotate Left is a 32 bit instruction that rotates the bits in the accumulator a specified number (Aaaa) of places to the left.



Operand Data Type		DL250-1 Range	DL260 Range	
	Α	aaa	aaa	
V memory	V	All (See page 3-52)	All (See page 3-53)	
Constant	K	1–32	1–32	


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The bit pattern in the accumulator is rotated 2 bit positions to the left using the Rotate Left instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Rotate Right (ROTR)




Rotate Right is a 32 bit instruction that rotates the bits in the accumulator a specified number (Aaaa) of places to the right.



Operand Data Type		DL250-1 Range	DL260 Range		
	Α	aaa	aaa		
V memory	V	All (See page 3-52)	All (See page 3–53)		
Constant	K	1–32	1–32		


In the following example, when X1 is on, the value in V1400 and V1401 will be loaded into the accumulator using the Load Double instruction. The bit pattern in the accumulator is rotated 2 bit positions to the right using the Rotate Right instruction. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction.



Encode (ENCO)



The Encode instruction encodes the bit position in the accumulator having a value of 1, and returns the appropriate binary representation. If the most significant bit is set to 1 (Bit 31), the Encode instruction would place the value HEX 1F (decimal 31) in the accumulator. If the value to be encoded is 0000 or 0001, the instruction will place a zero in the accumulator. If the value to be encoded has more than one bit position set to a "1", the least significant "1" will be encoded and SP53 will be set on.




Discrete Bit Flags	Description
SP53	On when the value of the operand is larger than the accumulator can work with.



NOTE: The status flags are only valid until another instruction that uses the same flags is executed.


In the following example, when X1 is on, The value in V2000 is loaded into the accumulator using the Load instruction. The bit position set to a "1" in the accumulator is encoded to the corresponding 5 bit binary value using the Encode instruction. The value in the lower 16 bits of the accumulator is copied to V2010 using the Out instruction.




Decode (DECO)



The Decode instruction decodes a 5 bit binary value of 0–31 (0–1F HEX) in the accumulator by setting the appropriate bit position to a 1. If the accumulator contains the value F (HEX), bit 15 will be set in the accumulator. If the value to be decoded is greater than 31, the number is divided by 32 until the value is less than 32 and then the value is decoded.



In the following example when X1 is on, the value formed by discrete locations X10–X14 is loaded into the accumulator using the Load Formatted instruction. The five bit binary pattern in the accumulator is decoded by setting the corresponding bit position to a "1" using the Decode instruction.




\$ STR	$\boxed{\ \ }$	B 1	ENT						
SHFT	L ANDST	D 3	F 5	$[\;\rightarrow\;]$	B 1	A 0	$[\hspace{.1cm} \rightarrow \hspace{.1cm}]$	F 5	ENT
SHFT	D 3	E 4	C 2	O INST#	ENT				

Number Conversion Instructions (Accumulator)


Binary (BIN)



The Binary instruction converts a BCD value in the accumulator to the equivalent binary value. The result resides in the accumulator.




In the following example, when X1 is on, the value in V2000 and V2001 is loaded into the accumulator using the Load Double instruction. The BCD value in the accumulator is converted to the binary (HEX) equivalent using the BIN instruction. The binary value in the accumulator is copied to V2010 and V2011 using the Out Double instruction. (The handheld programmer will display the binary value in V2010 and V2011 as a HEX value.)




Binary Coded Decimal (BCD)



The Binary Coded Decimal instruction converts a binary value in the accumulator to the equivalent BCD value. The result resides in the accumulator.



In the following example, when X1 is on, the binary (HEX) value in V2000 and V2001 is loaded into the accumulator using the Load Double instruction. The binary value in the accumulator is converted to the BCD equivalent value using the BCD instruction. The BCD value in the accumulator is copied to V2010 and V2011 using the Out Double instruction.




\$ STR	$[\;\rightarrow\;]$	B 1	ENT						
SHFT	L ANDST	D 3	D 3	\rightarrow	C 2	A 0	A 0	A 0	ENT
SHFT	B 1	C 2	D 3	ENT					
GX OUT	SHFT	D 3	$\boxed{\ \ }$	C 2	A 0	B 1	A 0	ENT	


Invert (INV)




The Invert instruction inverts or takes the one's complement of the 32 bit value in the accumulator. The result resides in the accumulator.



In the following example, when X1 is on, the value in V2000 and V2001 will be loaded into the accumulator using the Load Double instruction. The value in the accumulator is inverted using the Invert instruction. The value in the accumulator is copied to V2010 and V2011 using the Out Double instruction.





Ten's Complement (BCDCPL)




The Ten's Complement instruction takes the 10's complement (BCD) of the 8 digit accumulator. The result resides in the accumulator. The calculation for this instruction is :


100000000

- accumulator value

10's complement value




In the following example when X1 is on, the value in V2000 and V2001 is loaded into the accumulator. The 10's complement is taken for the 8 digit accumulator using the Ten's Complement instruction. The value in the accumulator is copied to V2010 and V2011 using the Out Double instruction.



Binary to Real Conversion (BTOR)




The Binary-to-Real instruction converts a binary value in the accumulator to its equivalent real number (floating point) format. The result resides in the accumulator. Both the binary and the real number may use all 32 bits of the accumulator.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.


In the following example, when X1 is on, the value in V1400 and V1401 is loaded into the accumulator using the Load Double instruction. The BTOR instruction converts the binary value in the accumulator the equivalent real number format. The binary weight of the MSB is converted to the real number exponent by adding it to 127 (decimal). Then the remaining bits are copied to the mantissa as shown. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction. The handheld programmer would display the binary value in V1500 and V1501 as a HEX value.



Real to Binary Conversion (RTOB)




The Real-to-Binary instruction converts the real number in the accumulator to a binary value. The result resides in the accumulator. Both the binary and the real number may use all 32 bits of the accumulator.



Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP72	On anytime the value in the accumulator is a valid floating point number.
SP73	on when a signed addition or subtraction results in a incorrect sign bit.
SP75	On when a number cannot be converted to binary.

In the following example, when X1 is on, the value in V1400 and V1401 is loaded into the accumulator using the Load Double instruction. The RTOB instruction converts the real value in the accumulator the equivalent binary number format. The value in the accumulator is copied to V1500 and V1501 using the Out Double instruction. The handheld programmer would display the binary value in V1500 and V1501 as a HEX value.




tandard RL Instructions

Radian Real Conversion (RADR)




Degree Real Conversion (DEGR)



The Radian Real Conversion instruction converts the real degree value stored in the accumulator to the equivalent real number in radians. The result resides in the accumulator.

____RADR

The Degree Real instruction converts the degree real radian value stored in the accumulator to the equivalent real number in degrees. The result resides in the accumulator.




The two instructions described above convert real numbers into the accumulator from degree format to radian format, and visa-versa. In degree format, a circle contains 360 degrees. In radian format, a circle contains $2\,\Pi$ radians. These convert between both positive and negative real numbers, and for angles greater than a full circle. These functions are very useful when combined with the transcendantal trigonometric functions (see the section on math instructions).

Discrete Bit Flags	Description
SP63	On when the result of the instruction causes the value in the accumulator to be zero.
SP70	On anytime the value in the accumulator is negative.
SP71	On anytime the V-memory specified by a pointer (P) is not valid.
SP72	On anytime the value in the accumulator is a valid floating point number.
SP74	On anytime a floating point math operation results in an underflow error.
SP75	On when a BCD instruction is executed and a NON–BCD number was encountered.

NOTE: The current HPP does not support real number entry with automatic conversion to the 32-bit IEEE format. You must use *Direct*SOFT32 for entering real numbers, using the LDR (Load Real) instruction.

The following example takes the sine of 45 degrees. Since transcendental functions operate only on real numbers, we do a LDR (load real) 45. The trig functions operate only in radians, so we must convert the degrees to radians by using the RADR command. After using the SINR (Sine Real) instruction, we use an OUTD (Out Double) instruction to move the result from the accumulator to V-memory. The result is 32-bits wide, requiring the Out Double to move it.



ASCII to HEX (ATH)



The ASCII TO HEX instruction converts a table of ASCII values to a specified table of HEX values. ASCII values are two digits and their HEX equivalents are one digit.



This means an ASCII table of four V memory locations would only require two V memory locations for the equivalent HEX table. The function parameters are loaded into the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program an ASCII to HEX table function. The example on the following page shows a program for the ASCII to HEX table function.

Step 1: — Load the number of V memory locations for the ASCII table into the first level of the accumulator stack.

Step 2: — Load the starting V memory location for the ASCII table into the accumulator. This parameter must be a HEX value.


Step 3: — Specify the starting V memory location (Vaaa) for the HEX table in the ATH instruction.


Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL250-1 Range	DL260 Range	
		aaa	aaa	
Vmemory	V	All (See p. 3-52)	All (See p. 3-53)	

In the example on the following page, when X1 is ON the constant (K4) is loaded into the accumulator using the Load instruction and will be placed in the first level of the accumulator stack when the next Load instruction is executed. The starting location for the ASCII table (V1400) is loaded into the accumulator using the Load Address instruction. The starting location for the HEX table (V1600) is specified in the ASCII to HEX instruction. The table below lists valid ASCII values for ATH conversion.

ASCII Values Valid for ATH Conversion					
ASCII Value	Hex Value	ASCII Value	Hex Value		
30	0	38	8		
31	1	39	9		
32	2	41	Α		
33	3	42	В		
34	4	43	С		
35	5	44	D		
36	6	45	E		
37	7	46	F		






HEX to ASCII (HTA)



The HEX to ASCII instruction converts a table of HEX values to a specified table of ASCII values. HEX values are one digit and their ASCII equivalents are two digits.



This means a HEX table of two V memory locations would require four V memory locations for the equivalent ASCII table. The function parameters are loaded into the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program a HEX to ASCII table function. The example on the following page shows a program for the HEX to ASCII table function.

Step 1: — Load the number of V memory locations in the HEX table into the first level of the accumulator stack.


Step 2: — Load the starting V memory location for the HEX table into the accumulator. This parameter must be a HEX value.

Step 3: — Specify the starting V memory location (Vaaa) for the ASCII table in the HTA instruction.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Ty	/pe	DL250-1 Range	DL260 Range
		aaa	aaa
Vmemory	V	All (See p. 3-52)	All (See p. 3-53)

In the following example, when X1 is ON the constant (K2) is loaded into the accumulator using the Load instruction. The starting location for the HEX table (V1500) is loaded into the accumulator using the Load Address instruction. The starting location for the ASCII table (V1400) is specified in the HEX to ASCII instruction.




The table below lists valid ASCII values for HTA conversion.

ASCII Values Valid for HTA Conversion					
Hex Value	ASCII Value	Hex Value	ASCII Value		
0	30	8	38		
1	31	9	39		
2	32	A	41		
3	33	В	42		
4	34	С	43		
5	35	D	44		
6	36	E	45		
7	37	F	46		


Segment (SEG)



The BCD / Segment instruction converts a four digit HEX value in the accumulator to seven segment display format. The result resides in the accumulator.




In the following example, when X1 is on, the value in V1400 is loaded into the lower 16 bits of the accumulator using the Load instruction. The binary (HEX) value in the accumulator is converted to seven segment format using the Segment instruction. The bit pattern in the accumulator is copied to Y20–Y57 using the Out Formatted instruction.




Gray Code (GRAY)



The Gray code instruction converts a 16 bit gray code value to a BCD value. The BCD conversion requires 10 bits of the accumulator. The upper 22 bits are set to "0". This instruction is designed for use with devices (typically encoders) that use the grey code numbering scheme. The Gray Code instruction will directly convert a gray code number to a BCD number for devices having a resolution of 512 or 1024 counts per revolution. If a device having a resolution of 360 counts per revolution is to be used you must subtract a BCD value of 76 from the converted value to obtain the proper result. For a device having a resolution of 720 counts per revolution you must subtract a BCD value of 152.




In the following example, when X1 is ON the binary value represented by X10–X27 is loaded into the accumulator using the Load Formatted instruction. The gray code value in the accumulator is converted to BCD using the Gray Code instruction. The value in the lower 16 bits of the accumulator is copied to V2010.



Shuffle Digits (SFLDGT)



The Shuffle Digits instruction shuffles a maximum of 8 digits rearranging them in a specified order. This function requires parameters to be loaded into the first level of the accumulator stack and the accumulator with two additional instructions. Listed below are the steps necessary to use the shuffle digit function. The example on the following page shows a program for the Shuffle Digits function.



Step 1:— Load the value (digits) to be shuffled into the first level of the accumulator stack.

Step 2:— Load the order that the digits will be shuffled to into the accumulator.


Note:— If the number used to specify the order contains a 0 or 9–F, the corresponding position will be set to 0. See example on the next page.

Note:—If the number used to specify the order contains duplicate numbers, the most significant duplicate number is valid. The result resides in the accumulator. See example on the next page.

Step 3:— Insert the SFLDGT instruction.

Shuffle Digits Block Diagram

There are a maximum of 8 digits that can be shuffled. The bit positions in the first level of the accumulator stack defines the digits to be shuffled. They correspond to the bit positions in the accumulator that define the order the digits will be shuffled. The digits are shuffled and the result resides in the accumulator.






In the following example when X1 is on, The value in the first level of the accumulator stack will be reorganized in the order specified by the value in the accumulator.

Example A shows how the shuffle digits works when 0 or 9 –F is not used when specifying the order the digits are to be shuffled. Also, there are no duplicate numbers in the specified order.

Example B shows how the shuffle digits works when a 0 or 9–F is used when specifying the order the digits are to be shuffled. Notice when the Shuffle Digits instruction is executed, the bit positions in the first stack location that had a corresponding 0 or 9–F in the accumulator (order specified) are set to "0".

Example C shows how the shuffle digits works when duplicate numbers are used specifying the order the digits are to be shuffled. Notice when the Shuffle Digits instruction is executed, the most significant duplicate number in the order specified is used in the result.



Handheld Programmer Keystrokes


\$ STR	\rightarrow	B 1	ENT						
SHFT	L ANDST	D 3	D 3	$[\;\rightarrow\;]$	C 2	A 0	A 0	A 0	ENT
SHFT	L ANDST	D 3	D 3	$\boxed{\ \rightarrow\ }$	C 2	A 0	A 0	G 6	ENT
SHFT	S RST	SHFT	F 5	L ANDST	D 3	G 6	T MLR	ENT	
GX OUT	SHFT	D 3	$\boxed{\ \rightarrow\ }$	C 2	A 0	B 1	A 0	ENT	

Table Instructions

Move (MOV)



The Move instruction moves the values from a V memory table to another V memory table the same length. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Move function.



Step 1:— Load the number of V memory locations to be moved into the first level of the accumulator stack. This parameter must be a HEX value.


Step 2:— Load the starting V memory location for the locations to be moved into the accumulator. This parameter must be a HEX value.

Step 3:— Insert the MOVE instruction which specifies starting V memory location (Vaaa) for the destination table.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range	
		aaa	aaa	aaa	aaa	
V memory	V	All (See page 3-50)	All (See page 3-51)	All (See page 3–52)	All (See page 3-53)	

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 2000 (V2000), the starting location for the source table is loaded into the accumulator. The destination table location (V2030) is specified in the Move instruction.




Move Memory Cartridge / Load Label (MOVMC) (LDLBL)



The Move Memory Cartridge instruction is used to copy data between V memory and program ladder memory. The Load Label instruction is *only* used with the MOVMC instruction when copying data *from* program ladder memory *to* V memory.

To copy data between V memory and program ladder memory, the function parameters are loaded into the first two levels of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Move Memory Cartridge and Load Label functions.



Step 1:— Load the number of words to be copied into the second level of the accumulator stack.

Step 2:— Load the offset for the data label area in the program ladder memory and the beginning of the V memory block into the first level of the accumulator stack.

Step 3:— Load the *source data label* (LDLBL Kaaa) into the accumulator when copying data from ladder memory to V memory. Load the *source address* into the accumulator when copying data from V memory to ladder memory. This is where the value will be copied from. If the source address is a V memory location, the value must be entered in HEX.

Step 4:— Insert the MOVMC instruction which specifies destination (Aaaa). This is where the value will be copied to.


Operand Data Type		DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa
V memory	V	All (See page 3-51)	All (See page 3-52)	All (See page 3-53)

WARNING: The offset for this usage of the instruction starts at 0, but may be any number that *does not* result in data outside of the source data area being copied into the destination table. When an offset is outside of the source information boundaries, then unknown data values will be transferred into the destination table.

Copy Data From a Data Label Area to V Memory



In the following example, data is copied from a Data Label Area to V memory. When X1 is on, the constant value (K4) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the second stack location after the next Load and Load Label (LDLBL) instructions are executed. The constant value (K0) is loaded into the accumulator using the Load instruction. This value specifies the offset for the source and destination data, and is placed in the first stack location after the LDLBL instruction is executed. The source address where data is being copied from is loaded into the accumulator using the LDLBL instruction. The MOVMC instruction specifies the destination starting location and executes the copying of data from the Data Label Area to V memory.




WARNING: The offset for this usage of the instruction starts at 0, but may be any number that *does not* result in data outside of the source data area being copied into the destination table. When an offset is outside of the source information boundaries, then unknown data values will be transferred into the destination table.

Copy Data From V Memory to a Data Label Area




In the following example, data is copied from V memory to a data label area. When X1 is on, the constant value (K4) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the second stack location after the next Load and Load Address instructions are executed. The constant value (K2) is loaded into the accumulator using the Load instruction. This value specifies the offset for the source and destination data, and is placed in the first stack location after the Load Address instruction is executed. The source address where data is being copied from is loaded into the accumulator using the Load Address instruction. The MOVMC instruction specifies the destination starting location and executes the copying of data from V memory to the data label area.



WARNING: The offset for this usage of the instruction starts at 0. If the offset (or the specified data table range) is large enough to cause data to be copied from V memory to beyond the end of the DLBL area, then anything after the specified DLBL area will be replaced with invalid instructions.


Set Bit (SETBIT)




Reset Bit (RSTBIT)



The Set Bit instruction sets a single bit to one within a range of V-memory locations.



The Reset Bit instruction resets a single bit to zero within a range of V-memory locations.



The following description applies to both the Set Bit and Reset Bit table instructions.

Step 1: — Load the length of the table (number of V memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2: — Load the starting V memory location for the table into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 3: —Insert the Set Bit or Reset Bit instruction. This specifies the reference for the bit number of the bit you want to set or reset. The bit number is in octal, and the first bit in the table is number "0".

Helpful hint: — Remember that each V memory location contains 16 bits. So, the bits of the first word of the table are numbered from 0 to 17 octal. For example, if the table length is six words, then 6 words = (6×16) bits, = 96 bits (decimal), or 140 octal. The permissible range of bit reference numbers would be 0 to 137 octal. Flag 53 will be set if the bit specified is outside the range of the table.


Operand Data Type		DL450 Range
		aaa
Vmemory	V	All (See page 3–51)

Discrete Bit Flags	Description
SP53	on when the bit number which is referenced in the Set Bit or Reset Bit exceeds the range of the table

NOTE: Status flags are only valid until:


- the end of the scan
- or another instruction that uses the same flag is executed.

For example, supppose we have a table starting at V3000 that is two words long, as shown to the right. Each word in the table contains 16 bits, or 0 to 17 in octal. To set bit 12 in the second word, we use its octal reference (bit 14). Then we compute the bit's octal address from the start of the table, so 17 + 14 = 34 octal. The following program shows how to set the bit as shown to a "1".



In this ladder example, we will use input X0 to trigger the Set Bit operation. First, we will load the table length (2 words) into the accumulator stack. Next, we load the starting address into the accumulator. Since V3000 is an octal number we have to convert it to hex by using the LDA command. Finally, we use the Set Bit (or Reset Bit) instruction and specify the octal adress of the bit (bit 34), referenced from the table beginning.


DirectSOFT Display




Handheld Programmer Keystrokes

\$ STR	\rightarrow	A 0	ENT						
SHFT	L ANDST	D 3	\rightarrow	PREV	C 2	ENT			
SHFT	L ANDST	D 3	A 0	$ \hspace{.1in} \rightarrow \hspace{.1in}$	D 3	A 0	A 0	A 0	ENT
X SET	SHFT	B 1	I 8	T MLR	NEXT	D 3	E 4	ENT	

Fill (FILL)



The Fill instruction fills a table of up to 255 V memory locations with a value (Aaaa), which is either a V memory location or a 4-digit constant. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Fill function.



Step 1:— Load the number of V memory locations to be filled into the first level of the accumulator stack. This parameter must be a HEX value, 0–FF.


Step 2:— Load the starting V memory location for the table into the accumulator. This parameter must be a HEX value.

Step 3:— Insert the Fill instructions which specifies the value to fill the table with. Helpful Hint: — For parameters that require HEX values when referencing memory


Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL260 Range
	Α	aaa
Vmemory	V	All (See p. 3-53)
Pointer	Р	All V mem (See p. 3-53)
Constant	K	0-FF


In the following example, when X1 is on, the constant value (K4) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed on the first level of the accumulator stack when the Load Address instruction is executed. The octal address 1600 (V1600) is the starting location for the table and is loaded into the accumulator using the Load Address instruction. The value to fill the table with (V1400) is specified in the Fill instruction.



Find (FIND)



The Find instruction is used to search for a specified value in a V memory table of up to 255 locations. The function parameters are loaded into the first and second levels of the accumulator stack and the accumulator by three additional instructions. Listed below are the steps necessary to program the Find function.



Step 1:— Load the length of the table (number of V memory locations) into the second level of the accumulator stack. This parameter must be a HEX value, 0–FF.

Step 2:— Load the starting V memory location for the table into the first level of the accumulator stack. This parameter must be a HEX value.

Step 3:— Load the offset from the starting location to begin the search. This parameter must be a HEX value.

Step 4:— Insert the Find instruction which specifies the first value to be found in the table.

Results:— The offset from the starting address to the first Vmemory location which contains the search value is returned to the accumulator. SP53 will be set on if an address outside the table is specified in the offset or the value is not found. If the value is not found 0 will be returned in the accumulator.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.


Operand Data Type		DL260 Range
	Α	aaa
V memory	V	All (See p. 3-53)
Constant	K	0-FFFF

Discrete Bit Flags	Description
SP53	ON if there is no value in the table that is equal to the search value.

NOTE: Status flags are only valid until another instruction that uses the same flags is executed.

The pointer for this instruction starts at 0 and resides in the accumulator.


In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the second stack location when the following Load Address and Load instruction is executed. The octal address 1400 (V1400) is the starting location for the table and is loaded into the accumulator. This value is placed in the first level of the accumulator stack when the following Load instruction is executed. The offset (K2) is loaded into the lower 16 bits of the accumulator using the Load instruction. The value to be found in the table is specified in the Find instruction. If a value is found equal to the search value, the offset (from the starting location of the table) where the value is located will reside in the accumulator.



Find Greater Than (FDGT)



The Find Greater Than instruction is used to search for the first occurrence of a value in a V memory table that is greater than the specified value (Aaaa), which can be either a V memory location or a 4-digit constant. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Find Greater Than function.



NOTE: This instruction does not have an offset, such as the one required for the FIND instruction.

Step 1:— Load the length of the table (up to 255 locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0–FF.

Step 2:— Load the starting V memory location for the table into the accumulator. This parameter must be a HEX value.

Step 3:— Insert the FDGT instructions which specifies the greater than search value.

Results:— The offset from the starting address to the first Vmemory location which contains the greater than search value is returned to the accumulator. SP53 will be set on if the value is not found and 0 will be returned in the accumulator.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL260 Range
	Α	aaa
Vmemory	V	All (See p. 3-53)
Constant	K	0-FFFF

Discrete Bit Flags	Description
SP53	on if there is no value in the table that is greater than the search value.

NOTE: Status flags are only valid until another instruction that uses the same flags is executed.

The pointer for this instruction starts at 0 and resides in the accumulator.

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400) is the starting location for the table and is loaded into the accumulator. The greater than search value is specified in the Find Greater Than instruction. If a value is found greater than the search value, the offset (from the starting location of the table) where the value is located will reside in the accumulator. If there is no value in the table that is greater than the search value, a zero is stored in the accumulator and SP53 will come ON.





Table to Destination (TTD)



The Table To Destination instruction moves a value from a V memory table to a V memory location and increments the table pointer by 1. The first V memory location in the table contains the table pointer which indicates the next location in the table to be moved. The instruction will be executed once per scan provided the input remains on. The table pointer will reset to 1 when the value equals the last location in the table. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Table To Destination function.



Step 1:— Load the length of the data table (number of V memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2:— Load the starting V memory location for the table into the accumulator. (Remember, the starting location of the table is used as the table pointer.) This parameter must be a HEX value.

Step 3:— Insert the TTD instruction which specifies destination V memory location (Vaaa).

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Helpful Hint:— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.

Helpful Hint: — The pointer location should be set to the value where the table operation will begin. The special relay SP0 or a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.

Operand Data Type		DL260 Range
	Α	aaa
Vmemory	V	All (See p. 3-53)

Discrete Bit Flags	Description
SP56	ON when the table pointer equals the table length.


NOTE: Status flags (SPs) are only valid until:

- another instruction that uses the same flag is executed, or
- the end of the scan

The pointer for this instruction starts at 0 and resets when the table length is reached. At first glance it may appear that the pointer should reset to 0. However, it resets to 1, not 0.

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400) is the starting location for the source table and is loaded into the accumulator. Remember, V1400 is used as the pointer location, and is not actually part of the table data source. The destination location (V1500) is specified in the Table to Destination instruction. The table pointer (V1400 in this case) will be increased by "1" after each execution of the TTD instruction.







Handheld Programmer Keystrokes

\$ STR	$[\;\rightarrow\;]$	B 1	ENT						
SHFT	L ANDST	D 3	\rightarrow	PREV	G 6	ENT			
SHFT	L ANDST	D 3	A 0	\rightarrow	B 1	E 4	A 0	A 0	ENT
SHFT	T MLR	T MLR	D 3	$\boxed{\ \rightarrow\ }$	B 1	F 5	A 0	A 0	ENT


It is important to understand how the table locations are numbered. If you examine the example table, you'll notice that the first data location, V1401, will be used when the pointer is equal to zero, and again when the pointer is equal to six. Why? Because the pointer is only equal to zero before the very first execution. From then on, it increments from one to six, and then resets to one.


Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the pointer increments automatically, the table would cycle through the locations very quickly. If this is a problem, you have an option of using SP56 in conjunction with a one-shot (PD) and a latch (C1 for example) to allow the table to cycle through all locations one time and then stop. The logic shown here is not required, it's just an optional method.






The following diagram shows the scan-by-scan results of the execution for our example program. Notice how the pointer automatically cycles from 0-6, and then starts over at 1 instead of 0. Also, notice how SP56 is only on until the end of the scan.






Remove from Bottom (RFB)



The Remove From Bottom instruction moves a value from the bottom of a

V memory table to a V memory location and decrements a table pointer by 1. The first V memory location in the table contains the table pointer which indicates the next location in the table to be moved. The instruction will be executed once per scan provided the input remains on. The instruction will stop operation when the pointer equals 0. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Remove From Bottom function.



Step 1:— Load the length of the table (number of V memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2:— Load the starting V memory location for the table into the accumulator. (Remember, the starting location of the table blank is used as the table pointer.) This parameter must be a HEX value.

Step 3:— Insert the RFB instructions which specifies destination V memory location (Vaaa).

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Helpful Hint:— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.

Helpful Hint: — The pointer location should be set to the value where the table operation will begin. The special relay SP0 or a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.

Operand Data Ty	pe	DL260 Range
	Α	aaa
Vmemory	V	All (See p. 3-53)


Discrete Bit Flags	Description	
SP56	on when the table pointer equals 0	

NOTE: Status flags (SPs) are only valid until:

- another instruction that uses the same flag is executed, or
- the end of the scan


The pointer for this instruction can be set to start anywhere in the table. It is not set automatically. You have to load a value into the pointer somewhere in your program.


In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400) is the starting location for the source table and is loaded into the accumulator. Remember, V1400 is used as the pointer location, and is not actually part of the table data source. The destination location (V1500) is specified in the Remove From Bottom. The table pointer (V1400 in this case) will be decremented by "1" after each execution of the RFB instruction.




It is important to understand how the table locations are numbered. If you examine the example table, you'll notice that the first data location, V1401, will be used when the pointer is equal to one. The second data location, V1402, will be used when the pointer is equal to two, etc.

Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the pointer decrements automatically, the table would cycle through the locations very quickly. If this is a problem for your application, you have an option of using a one-shot (PD) to remove one value each time the input contact transitions from low to high.







The following diagram shows the scan-by-scan results of the execution for our example program. Notice how the pointer automatically decrements from 6-0. Also, notice how SP56 is only on until the end of the scan.



Source to Table (STT)



The Source To Table instruction moves a value from a V memory location into a V memory table and increments a table pointer by 1. When the table pointer reaches the end of the table, it resets to 1. The first V memory location in the table contains the table pointer which indicates the next location in the table to store a value. The instruction will be executed once per scan provided the input remains on. The function parameters are loaded into the first level of the accumulator stack and the accumulator with two additional instructions. Listed below are the steps necessary to program the Source To Table function.



Step 1:— Load the length of the table (number of V memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2:— Load the starting V memory location for the table into the accumulator. (Remember, the starting location of the table is used as the table pointer.) This parameter must be a HEX value.

Step 3:— Insert the STT instruction which specifies the source V memory location (Vaaa). This is where the value will be moved from.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Helpful Hint:— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.

Helpful Hint: — The table counter value should be set to indicate the starting point for the operation. Also, it must be set to a value that is within the length of the table. For example, if the table is 6 words long, then the allowable range of values that could be in the pointer should be between 0 and 6. If the value is outside of this range, the data will not be moved. Also, a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.

Operand Data Type		DL260 Range
		aaa
Vmemory	V	All (See p. 3-53)


Discrete Bit Flags	Description	
SP56	on when the table pointer equals the table length	

NOTE: Status flags (SPs) are only valid until:


- another instruction that uses the same flag is executed, or
- the end of the scan

The pointer for this instruction starts at 0 and resets to 1 automatically when the table length is reached.

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400), which is the starting location for the destination table and table pointer, is loaded into the accumulator. The data source location (V1500) is specified in the Source to Table instruction. The table pointer will be increased by "1" after each time the instruction is executed.





Handheld Programmer Keystrokes




It is important to understand how the table locations are numbered. If you examine the example table, you'll notice that the first data storage location, V1401, will be used when the pointer is equal to zero, and again when the pointer is equal to six. Why? Because the pointer is only equal to zero before the very first execution. From then on, it increments from one to six, and then resets to one.


Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the pointer increments automatically, the source data would be moved into all the table locations very quickly. If this is a problem for your application, you have an option of using a one-shot (PD) to move one value each time the input contact transitions from low to high.





The following diagram shows the scan-by-scan results of the execution for our example program. Notice how the pointer automatically cycles from 0-6, and then starts over at 1 instead of 0. Also, notice how SP56 is affected by the execution. Although our example does not show it, we are assuming that there is another part of the program that changes the value in V1500 (data source) prior to the execution of the STT instruction. This is not required, but it makes it easier to see how the data source is copied into the table.






(RFT)

230 240 250-1 260

Remove from Table The Remove From Table instruction pops a value off of a table and stores it in a

V memory location. When a value is removed from the table all other values are shifted up 1 location. The first V memory location in the table contains the table length counter. The table decrements by 1 each time the instruction is executed. If the length counter is zero or greater than the maximum table length (specified in the first level of the accumulator stack) the instruction will not execute and SP56 will be on.



The instruction will be executed once per scan provided the input remains on. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Remove From Table function.

Step 1:— Load the length of the table (number of V memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2:— Load the starting V memory location for the table into the accumulator. (Remember, the starting location of the table is used as the table length counter.) This parameter must be a HEX value.

Step 3:— Insert the RFT instructions which specifies destination V memory location (Vaaa). This is where the value will be moved to.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Helpful Hint:— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.

Helpful Hint: — The table counter value should be set to indicate the starting point for the operation. Also, it must be set to a value that is within the length of the table. For example, if the table is 6 words long, then the allowable range of values that could be in the table counter should be between 1 and 6. If the value is outside of this range or zero, the data will not be moved from the table. Also, a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.

Operand Data Type		DL260 Range
		aaa
Vmemory	V	All (See p. 3-53)


Discrete Bit Flags	Description	
SP56	on when the table counter equals 0	


NOTE: Status flags (SPs) are only valid until:

- another instruction that uses the same flag is executed, or
- the end of the scan

The pointer for this instruction can be set to start anywhere in the table. It is not set automatically. You have to load a value into the pointer somewhere in your program.


In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400) is the starting location for the source table and is loaded into the accumulator. The destination location (V1500) is specified in the Remove from Table instruction. The table counter will be decreased by "1" after the instruction is executed.






Since the table counter specifies the range of data that will be removed from the table, it is important to understand how the table locations are numbered. If you examine the example table, you'll notice that the data locations are numbered from the top of the table. For example, if the table counter started at 6, then all six of the locations would be affected during the instruction execution.


Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the pointer decrements automatically, the data would be removed from the table very quickly. If this is a problem for your application, you have an option of using a one-shot (PD) to remove one value each time the input contact transitions from low to high.






The following diagram shows the scan-by-scan results of the execution for our example program. In our example we're showing the table counter set to 4 initially. (Remember, you can set the table counter to any value that is within the range of the table.) The table counter automatically decrements from 4–0 as the instruction is executed. Notice how the last two table positions, 5 and 6, are not moved up through the table. Also, notice how SP56, which comes on when the table counter is zero, is only on until the end of the scan.


Example of Execution



Add to Top (ATT)



The Add To Top instruction pushes a value on to a V memory table from a V memory location. When the value is added to the table all other values are pushed down 1 location.



The instruction will be executed once per scan provided the input remains on. The function parameters are loaded into the first level of the accumulator stack and the accumulator by two additional instructions. Listed below are the steps necessary to program the Add To Top function.

Step 1:— Load the length of the table (number of V memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2:— Load the starting V memory location for the table into the accumulator. (Remember, the starting location of the table is used as the table length counter.) This parameter must be a HEX value.

Step 3:— Insert the ATT instructions which specifies source V memory location (Vaaa). This is where the value will be moved from.

Helpful Hint: — For parameters that require HEX values when referencing memory locations, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Helpful Hint:— The instruction will be executed every scan if the input logic is on. If you do not want the instruction to execute for more than one scan, a one shot (PD) should be used in the input logic.

Helpful Hint: — The table counter value should be set to indicate the starting point for the operation. Also, it must be set to a value that is within the length of the table. For example, if the table is 6 words long, then the allowable range of values that could be in the table counter should be between 1 and 6. If the value is outside of this range or zero, the data will not be moved into the table. Also, a one shot (PD) should be used so the value will only be set in one scan and will not affect the instruction operation.

Operand Data Type		DL260 Range
		aaa
Vmemory	V	All (See p. 3-53)

Discrete Bit Flags	Description	
SP56	on when the table counter is equal to the table size	

NOTE: Status flags (SPs) are only valid until:


— another instruction that uses the same flag is executed, or

— the end of the scan


The pointer for this instruction can be set to start anywhere in the table. It is not set automatically. You have to load a value into the pointer somewhere in your program.

In the following example, when X1 is on, the constant value (K6) is loaded into the accumulator using the Load instruction. This value specifies the length of the table and is placed in the first stack location after the Load Address instruction is executed. The octal address 1400 (V1400), which is the starting location for the destination table and table counter, is loaded into the accumulator. The source location (V1500) is specified in the Add to Top instruction. The table counter will be increased by "1" after the instruction is executed.

DirectSOFT32 Display



Handheld Programmer Keystrokes



For the ATT instruction, the table counter determines the number of additions that can be made before the instruction will stop executing. So, it is helpful to understand how the system uses this counter to control the execution.

For example, if the table counter was set to 2, and the table length was 6 words, then there could only be 4 additions of data before the execution was stopped. This can easily be calculated by:





Table length – table counter = number of executions

Also, our example uses a normal input contact (X1) to control the execution. Since the CPU scan is extremely fast, and the table counter increments automatically, the data would be moved into the table very quickly. If this is a problem for your application, you have an option of using a one-shot (PD) to add one value each time the input contact transitions from low to high.



The following diagram shows the scan-by-scan results of the execution for our example program. The table counter is set to 2 initially, and it will automatically increment from 2-6 as the instruction is executed. Notice how SP56 comes on when the table counter is 6, which is equal to the table length. Plus, although our example does not show it, we are assuming that there is another part of the program that changes the value in V1500 (data source) prior to the execution of the ATT instruction.




Table Shift Left (TSHFL)



The Table Shift Left instruction shifts all the bits in a V-memory table to the left, the specified number of bit positions.





Table Shift Right (TSHFR)



The Table Shift Right instruction shifts all the bits in a V-memory table to the right, a specified number of bit positions.



The following description applies to both the Table Shift Left and Table Shift Right instructions. A table is just a range of V-memory locations. The Table Shift Left and Table Shift Right instructions shift bits serially throughout the entire table. Bits are shifted out the end of one word and into the opposite end of an adjacent word. At the ends of the table, bits are either discarded, or zeros are shifted into the table. The example tables below are arbitrarily four words long.

Table Shift Left V-xxxx V-xxxx +1 Discard bits Shift in zeros Shift in zeros Shift in zeros Shift in zeros

Step 1: — Load the length of the table (number of V memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2: — Load the starting V memory location for the table into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 3: —Insert the Table Shift Left or Table shift Right instruction. This specifies the number of bit positions you wish to shift the entire table. The number of bit positions must be in octal.

Helpful hint: — Remember that each V memory location contains 16 bits. So, the bits of the first word of the table are numbered from 0 to 17 octal. If you want to shift the entire table by 20 bits, that is 24 octal. Flag 53 will be set if the number of bits to be shifted is larger than the total bits contained within the table. Flag 67 will be set if the last bit shifted (just before it is discarded) is a "1".


Operand Data Type		DL260 Range
		aaa
Vmemory	V	All (See p. 3-53)

Discrete Bit Flags	Description	
SP53	on when the number of bits to be shifted is larger than the total bits contained within the table	
SP67	on when the last bit shifted (just before it is discarded) is a "1"	

NOTE: Status flags are only valid until:


- the end of the scan
- or another instruction that uses the same flag is executed.

The example table to the right contains BCD data as shown (for demonstration purposes). Suppose we want to do a table shift right by 3 BCD digits (12 bits). Converting to octal, 12 bits is 14 octal. Using the Table Shift Right instruction and specifying a shift by octal 14, we have the resulting table shown at the far right. Notice that the 2–3–4 sequence has been discarded, and the 0–0–0 sequence has been shifted in at the bottom.




The following ladder example assumes the data at V3000 to V3004 already exists as shown above. We will use input X0 to trigger the Table Shift Right operation. First, we will load the table length (5 words) into the accumulator stack. Next, we load the starting address into the accumulator. Since V3000 is an octal number we have to convert it to hex by using the LDA command. Finally, we use the Table Shift Right instruction and specify the number of bits to be shifted (12 decimal), which is 14 octal.






Handheld Programmer Keystrokes




AND Move (ANDMOV)




The AND Move instruction copies data from a table to the specified memory location, ANDing each word with the accumulator data as it is written.




OR Move (ORMOV)



The Or Move instruction copies data from a table to the specified memory location, ORing each word with the accumulator contents as it is written.



(XORMOV)



Exclusive OR Move The Exclusive OR Move instruction copies data from a table to the specified memory location, XORing each word with the accululator value as it is written.



The following description applies to the AND Move, OR Move, and Exclusive OR Move instructions. A table is just a range of V-memory locations. These instructions copy the data of a table to another specified location, preforming a logical operation on each word with the accumulator contents as the new table is written.

Step 1: — Load the length of the table (number of V memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF.

Step 2: — Load the starting V memory location for the table into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 3: — Load the BCD/hex bit pattern into the accumulator which will be logically combined with the table contents as they are copied.


Step 4: —Insert the AND Move, OR Move, or XOR Move instruction. This specifies the starting location of the copy of the original table. This new table will automatically be the same length as the original table.


Operand Data Type		DL260 Range
		aaa
Vmemory	V	All (See p. 3-53)

The example table to the right contains BCD data as shown (for demonstration purposes). Suppose we want to move a table of two words at V3000 and AND it with K6666. The copy of the table at V3100 shows the result of the AND operation for each word.



The program on the next page performs the ANDMOV operation example above. It assumes that the data in the table at V3000 - V3001 already exists. First we load the table length (two words) into the accumulator. Next we load the starting addrss of the source table, using the LDA instruction. Then we load the data into the accumulator to be ANDed with the table. In the ANDMOV command, we specify the table destination, V3100.





DirectSOFT32 Display

The example to the right shows a table of two words at V3000 and logically ORs it with K8888. The copy of the table at V3100 shows the result of the OR operation for each word.



LD

The program to the right performs the ORMOV example above. It assumes that the data in the table at V3000 – V3001 already exists. First we load the table length (two words) into the accumulator. Next we load the starting address of the source table, using the LDA instruction. Then we load the data into the accumulator to be ORed with the table. In the ORMOV command, we specify the table destination, V3100.

ENT

 \rightarrow

0

 \rightarrow

PREV

PREV

AND

ENT

Handheld Programmer Keystrokes

L D ANDST

SHFT


SHFT

SHFT

SHFT

D

D




The example to the right shows a table of two words at V3000 and logicall XORs it with K3333. The copy of the table at V3100 shows the result of the XOR operation for each word.




The ladder program example for the XORMOV is similar to the one above for the ORMOV. Just use the XORMOV instruction. On the handheld programmer, you must use the SHFT key and spell "XORMOV" explicitly.

Find Block (FINDB)



The Find Blockinstruction searches for an occurrance of a specified block of values in a V memory table. The function parameters are loaded into the first and second levels of the accumulator stack and the accumulator by three additional instructions. If the block is found, its starting address will be stored in the accumulator. If the block is not found, flag SP53 will be set.



Operand Data Type		DL260 Range
		aaa
Vmemory	V	All (See p. 3-53)
Vmemory	Р	All (See p. 3-53)

Discrete Bit Flags	Description
SP53	on when the Find Block instruction was executed but did not find the block of data in table specified

The steps listed below are the steps necessary to program the Find Block function.


Step 1: — Load the number of bytes in the block to be located. This parameter must be a HEX value, 0 to FF.

Step 2: — Load the length of a table (number of words) to be searched. The Find Block will search multiple tables that are adjacent in V memory. This parameter must be a HEX value. 0 to FF.


Step 3: — Load the ending location for all the tables into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 4: — Load the table starting location for all the tables into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.


Step 5: —Insert the Find Block instruction. This specifies the starting location of the block of data you are trying to locate.



Swap (SWAP)



The Swap instruction exchanges the data in two tables of equal length.



The following description applies to both the Set Bit and Reset Bit table instructions.

Step 1: — Load the length of the tables (number of V memory locations) into the first level of the accumulator stack. This parameter must be a HEX value, 0 to FF. Remember that the tables must be of equal length.

Step 2: — Load the starting V memory location for the first table into the accumulator. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Step 3: —Insert the Swap instruction. This specifies the starting addess of the second table. This parameter must be a HEX value. You can use the LDA instruction to convert an octal address to hex.

Helpful hint: — The data swap occurs within a single scan. If the instruction executes on multiple consecutive scans, it will be difficult to know the actual contents of either table at any particular time. So, remember to swap just on a single scan.


Operand Data Ty	ре	DL260 Range
		aaa
Vmemory	V	All (See p. 3-53)

The example to the right shows a table of two words at V3000. We will swap its contents with another table of two words at 3100 by using the Swap instruction. The required ladder program is given below.

DirectSOFT32 Display



The example program below uses a PD contact (triggers for one scan for off-to-on transition). First, we load the length of the tables (two words) into the accumulator. Then we load the address of the first table (V3000) into the accumulator using the LDA instruction, converting the octal address to hex. Note that it does not matter which table we declare "first", because the swap results will be the same.




STR	SHFI	CV	3		0	EINI					
SHFT	L ANDST	D 3	$[\;\rightarrow\;]$	PREV	C 2	ENT					
SHFT	L ANDST	D 3	A 0	\rightarrow	D 3	A 0	A 0	A 0	ENT		
SHFT	S RST	SHFT	W ANDN	A 0	PCV	\rightarrow	D 3	B 1	A 0	A 0	ENT

Clock / Calendar Instructions

Date (DATE)



The Date instruction can be used to set the date in the CPU. The instruction requires two consecutive V memory locations (Vaaa) to set the date. If the values in the specified locations are not valid, the date will not be set. The current date can be read from 4 consecutive V memory locations (V7771–V7774).




Date	Range	V Memory Location (BCD) (READ Only)
Year	0–99	V7774
Month	1–12	V7773
Day	1–31	V7772
Day of Week	0-06	V7771


The values entered for the day of week are: 0=Sunday, 1=Monday, 2=Tuesday, 3=Wednesday, 4=Thursday, 5=Friday, 6=Saturday

Operand Data Type		DL250-1 Range	DL260 Range
	Α	aaa	aaa
Vmemory	V	All (See p. 3-52)	All (See p. 3-53)


In the following example, when C0 is on, the constant value (K94010301) is loaded into the accumulator using the Load Double instruction (C0 should be a contact from a one shot (PD) instruction). The value in the accumulator is output to V2000 using the Out Double instruction. The Date instruction uses the value in V2000 to set the date in the CPU.



Time (TIME)




The Time instruction can be used to set the time (24 hour clock) in the CPU. The instruction requires two consecutive V memory locations (Vaaa) which are used to set the time. If the values in the specified locations are not valid, the time will not be set. The current time can be read from memory locations V7747 and V7766–V7770.



Date	Range	V Memory Location (BCD) (READ Only)
1/100 seconds (10ms)	0–99	V7747
Seconds	0–59	V7766
Minutes	0–59	V7767
Hour	0–23	V7770

Operand Data Type		DL250-1 Range	DL260 Range
	Α	aaa	aaa
Vmemory	V	All (See p. 3-52)	All (See p. 3–53)

In the following example, when C0 is on, the constant value (K73000) is loaded into the accumulator using the Load Double instruction (C0 should be a contact from a one shot (PD) instruction). The value in the accumulator is output to V2000 using the Out Double instruction. The Time instruction uses the value in V2000 to set the time in the CPU.




CPU Control Instructions

No Operation (NOP)



The No Operation is an empty (not programmed) memory location.



DirectSOFT32




Handheld Programmer Keystrokes



End (END)




The End instruction marks the termination point of the normal program scan. An End instruction is required at the end of the main program body. If the End instruction is omitted an error will occur and the CPU will not enter the Run Mode. Data labels, subroutines and interrupt routines are placed after the End instruction. The End instruction is not conditional; therefore, no input contact is allowed.



DirectSOFT32



Handheld Programmer Keystrokes




Stop (STOP)




The Stop instruction changes the operational mode of the CPU from Run to Program (Stop) mode. This instruction is typically used to stop PLC operation in a shutdown condition such as a I/O module failure.



In the following example, when SP45 comes on indicating a I/O module failure, the CPU will stop operation and switch to the program mode.






Reset Watch Dog Timer (RSTWT)



The Reset Watch Dog Timer instruction resets the CPU scan timer. The default setting for the watch dog timer is 200ms. Scan times very seldom exceed 200ms, but it is possible. For/next loops, subroutines, interrupt routines, and table instructions can be programmed such that the scan becomes longer than 200ms. When instructions are used in a manner that could exceed the watch dog timer setting, this instruction can be used to reset the timer.



A software timeout error (E003) will occur and the CPU will enter the program mode if the scan time exceeds the watch dog timer setting. Placement of the RSTWT instruction in the program is very important. The instruction has to be executed before the scan time exceeds the watch dog timer's setting.

If the scan time is consistently longer than the watch dog timer's setting, the timeout value may be permanently increased from the default value of 200ms by AUX 55 on the HPP or the appropriate auxiliary function in your programming package. This eliminates the need for the RSTWT instruction.

In the following example the CPU scan timer will be reset to 0 when the RSTWT instruction is executed. See the For/Next instruction for a detailed example.




Program Control Instructions

Goto Label (GOTO) (LBL)




The Goto / Label skips all instructions between the Goto and the corresponding LBL instruction. The operand value for the Goto and the corresponding LBL instruction are the same. The logic between Goto and LBL instruction is not executed when the Goto instruction is enabled. Up to 128 Goto instructions and 64 LBL instructions can be used in the program.






Operand Data Type		DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa
Constant	K	1–FFFF	1–FFFF	1–FFFF

In the following example, when C7 is on, all the program logic between the GOTO and the corresponding LBL instruction (designated with the same constant Kaaa value) will be skipped. The instructions being skipped will not be executed by the CPU.







For / Next (FOR) (NEXT)



The For and Next instructions are used to execute a section of ladder logic between the For and Next instruction a specified numbers of times. When the For instruction is enabled, the program will loop the specified number of times. If the For instruction is not energized the section of ladder logic between the For and Next instructions is not executed.


For / Next instructions cannot be nested. Up to 64 For / Next loops may be used in a program. If the maximum number of For / Next loops is exceeded, error E413 will occur. The normal I/O update and CPU housekeeping is suspended executing the For / Next loop. The program scan can increase significantly, depending on the amount of times the logic between the For and Next instruction is executed. With the exception of immediate I/O instructions, I/O will not be updated until the program execution is completed for that scan. Depending on the length of time required to complete the program execution, it may be necessary to reset the watch dog timer inside of the For / Next loop using the RSTWT instruction.





Operand Data Type		DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa
V memory	٧	All (See page 3-51)	All (See page 3-52)	All (See page 3-53)
Constant	K	1–9999	1–9999	1–9999

In the following example, when X1 is on, the application program inside the For / Next loop will be executed three times. If X1 is off the program inside the loop will not be executed. The immediate instructions may or may not be necessary depending on your application. Also, The RSTWT instruction is not necessary if the For / Next loop does not extend the scan time larger the Watch Dog Timer setting. For more information on the Watch Dog Timer, refer to the RSTWT instruction.



Handheld Programmer Keystrokes

\$ STR	\rightarrow	B 1	ENT			
SHFT	F 5	O INST#	R ORN	$\boxed{\ \ }$	D 3	ENT
SHFT	R ORN	S RST	T MLR	W ANDN	T MLR	ENT
\$ STR	SHFT	I 8	$\boxed{\ \ }$	C 2	A 0	ENT
GX OUT	$\boxed{\ \ }$	F 5	ENT			
SHFT	N TMR	E 4	X SET	T MLR	ENT	


tandard RLI Instructions


Goto Subroutine (GTS) (SBR)



The Goto Subroutine instruction allows a section of ladder logic to be placed outside the main body of the program execute only when needed. There can be a maximum of 128 GTS instructions and 64 SBR instructions used in a program. The GTS instructions can be nested up to 8 levels. An error E412 will occur if the maximum limits are exceeded. Typically this will be used in an application where a block of program logic may be slow to execute and is not required to execute every scan. The subroutine label and all associated logic is placed after the End statement in the program. When the subroutine is called from the main program, the CPU will execute the subroutine (SBR) with the same constant number (K) as the GTS instruction which called the subroutine.

By placing code in a subroutine it is only scanned and executed when needed since it resides after the End instruction. Code which is not scanned does not impact the overall scan time of the program.






Operand Data Type		DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa
Constant	K	1–FFFF	1–FFFF	1–FFFF

Subroutine Return (RT)




When a Subroutine Return is executed in the subroutine the CPU will return to the point in the main body of the program from which it was called. The Subroutine Return is used as termination of the subroutine which must be the last instruction in the subroutine and is a stand alone instruction (no input contact on the rung).




Subroutine Return Conditional (RTC)

The Subroutine Return Conditional instruction is a optional instruction used with a input contact to implement a conditional return from the subroutine. The Subroutine Return (RT) is still required for termination of the Subroutine.




In the following example, when X1 is on, Subroutine K3 will be called. The CPU will jump to the Subroutine Label K3 and the ladder logic in the subroutine will be executed. If X35 is on the CPU will return to the main program at the RTC instruction. If X35 is not on Y0–Y17 will be reset to off and then the CPU will return to the main body of the program.




In the following example, when X1 is on, Subroutine K3 will be called. The CPU will jump to the Subroutine Label K3 and the ladder logic in the subroutine will be executed. The CPU will return to the main body of the program after the RT instruction is executed.

DirectSOFT32



Handheld Programmer Keystrokes




:

SHFT	E 4	N TMR	D 3	ENT			
SHFT	S RST	SHFT	B 1	R ORN	$\boxed{\ \ }$	D 3	ENT
\$ STR	SHFT	I 8	$\boxed{\ \rightarrow\ }$	C 2	A 0	ENT	
GX OUT	$\boxed{\ \rightarrow\ }$	F 5	ENT				
\$ STR	SHFT	l 8	$\boxed{\ \rightarrow\ }$	C 2	B 1	ENT	
GX OUT	$\boxed{\ \rightarrow\ }$	B 1	A 0	ENT			
SHFT	R ORN	T MLR	ENT				

Master Line Set (MLS)



The Master Line Set instruction allows the program to control sections of ladder logic by forming a new power rail controlled by the main left power rail. The main left rail is always master line 0. When a MLS K1 instruction is used, a new power rail is created at level 1. Master Line Sets and Master Line Resets can be used to nest power rails up to seven levels deep. Note that unlike stages in RLL*PLUS*, the logic within the master control relays is still scanned and updated even though it will not function if the MLS is off.




Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa	aaa
Constant	K	1–7	1–7	1–7	1–7

Master Line Reset (MLR)




The Master Line Reset instruction marks the end of control for the corresponding MLS instruction. The MLR reference is one less than the corresponding MLS.



Operand Data Typ	ре	DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa	aaa
Constant	K	0–7	0–7	0–7	0–7


Understanding Master Control Relays

The Master Line Set (MLS) and Master Line Reset (MLR) instructions allow you to quickly enable (or disable) sections of the RLL program. This provides program control flexibility. The following example shows how the MLS and MLR instructions operate by creating a sub power rail for control logic.



MLS/MLR Example

In the following MLS/MLR example logic between the first MLS K1 (A) and MLR K0 (B) will function only if input X0 is on. The logic between the MLS K2 (C) and MLR K1 (D) will function only if input X10 and X0 is on. The last rung is not controlled by either of the MLS coils.




Interrupt Instructions

Interrupt (INT)



The Interrupt instruction allows a section of ladder logic to be placed outside the main body of the program and executed when needed. Interrupts can be called from the program or by external interrupts via the counter interface module (D2–CTRINT) which provides 4 interrupts.



The software interrupt uses interrupt #00 which means the hardware interrupt #0 and the software interrupt cannot be used together.

Typically, interrupts will be used in an application where a fast response to an input is needed or a program section needs to execute faster than the normal CPU scan. The interrupt label and all associated logic must be placed after the End statement in the program. When the interrupt routine is called from the interrupt module or software interrupt, the CPU will complete execution of the instruction it is currently processing in ladder logic then execute the designated interrupt routine. Interrupt module interrupts are labeled in octal to correspond with the hardware input signal (X1 will initiate interrupt INT1). There is only one software interrupt and it is labeled INT 0. The program execution will continue from where it was before the interrupt occurred once the interrupt is serviced.

The software interrupt is setup by programming the interrupt time in V7634. The valid range is 3–999 ms. The value must be a BCD value. The interrupt will not execute if the value is out of range.



NOTE: See the example program of a software interrupt.


Operand Data Type		DL240 Range	DL250-1 Range	DL260 Range	
		aaa	aaa	aaa	
Constant	0	0–3	0–3	0–3	

DL240/250-1	260 Software	DL240/250-1/	260 Hardware
Interrupt Input	Interrupt Routine	Interrupt Input	Interrupt Routine
V7634 sets interrupt time	INT 0	X0 (cannot be used along with s/w interrupt)	INT 0
_	_	X1	INT 1
_	_	X2	INT 2
_	_	Х3	INT 3

Interrupt Return (IRT)




When an Interrupt Return is executed in the interrupt routine the CPU will return to the point in the main body of the program from which it was called. The Interrupt Return is programmed as the last instruction in an interrupt routine and is a stand alone instruction (no input contact on the rung).



Interrupt Return Conditional (IRTC)


The Interrupt Return Conditional instruction is a optional instruction used with an input contact to implement a conditional return from the interrupt routine. The Interrupt Return is required to terminate the interrupt routine.



Enable Interrupts (ENI)




The Enable Interrupt instruction is programmed in the main body of the application program (before the End instruction) to enable hardware or software interrupts. Once the coil has been energized interrupts will be enabled until the interrupt is disabled by the Disable Interrupt instruction.



Disable Interrupts (DISI)





The Disable Interrupt instruction is programmed in the main body of the application program (before the End instruction) to disable both hardware or software interrupts. Once the coil has been energized interrupts will be disabled until the interrupt is enabled by the Enable Interrupt instruction.



Interrupt Example for Interrupt Module


In the following example, when X40 is on, the interrupts will be enabled. When X40 is off the interrupts will be disabled. When a interrupt signal X1 is received the CPU will jump to the interrupt label INT O 1. The application ladder logic in the interrupt routine will be performed. The CPU will return to the main body of the program after the IRT instruction is executed.






Interrupt Example for Software Interrupt

In the following example, when X1 is on, the value 10 is copied to V7634. This value sets the software interrupt to 10 ms. When X20 turns on, the interrupt will be enabled. When X20 turns off, the interrupt will be disabled. Every 10 ms the CPU will jump to the interrupt label INT O 0. The application ladder logic in the interrupt routine will be performed. If X35 is not on Y0–Y17 will be reset to off and then the CPU will return to the main body of the program.







NOTE: Only one software interrupt is allowed in the DL240 and it must be Int0.


^{*} The value entered, 3-999, must be followed by the digit 4 to complete the instruction.

Intelligent I/O Instructions

Read from Intelligent Module (RD)



The Read from Intelligent Module instruction reads a block of data (1–128 bytes maximum) from an intelligent I/O module into the CPU's V memory. It loads the function parameters into the first and second level of the accumulator stack, and the accumulator by three additional instructions.



Listed below are the steps to program the Read from Intelligent module function.

Step 1: — Load the base number (0-3) into the first byte and the slot number (0-7) into the second byte of the second level of the accumulator stack.

Step 2: — Load the number of bytes to be transferred into the first level of the accumulator stack. (maximum of 128 bytes)

Step 3: — Load the address from which the data will be read into the accumulator. This parameter must be a HEX value.

Step 4: — Insert the RD instruction which specifies the starting V memory location (Vaaa) where the data will be read into.

Helpful Hint: —Use the LDA instruction to convert an octal address to its HEX equivalent and load it into the accumulator when the hex format is required.


Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa	aaa
Vmemory	V	All (See p. 3-50)	All (See p. 3-51)	All (See p. 3-52)	All (See p. 3-53)


Discrete Bit Flags	Description
SP54	on when RX, WX, RD, WT instructions are executed with the wrong parameters.



NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example when X1 is on, the RD instruction will read six bytes of data from a intelligent module in base 1, slot 2 starting at address 0 in the intelligent module and copy the information into V-memory locations V1400–V1402.






Standard RLL Instruction

Write to Intelligent Module (WT)



The Write to Intelligent Module instruction writes a block of data (1–128 bytes maximum) to an intelligent I/O module from a block of V memory in the CPU. The function parameters are loaded into the first and second level of the accumulator stack, and the accumulator by three additional instructions. Listed below are the steps necessary to program the Read from Intelligent module function.



Step 1: — Load the base number (0–3) into the first byte and the slot number (0–7) into the second byte of the second level of the accumulator stack.

Step 2: — Load the number of bytes to be transferred into the first level of the accumulator stack. (maximum of 128 bytes)

Step 3: — Load the intelligent module address which will receive the data into the accumulator. This parameter must be a HEX value.

Step 4: — Insert the WT instruction which specifies the starting V memory location (Vaaa) where the data will be written from in the CPU.

Helpful Hint: —Use the LDA instruction to convert an octal address to its HEX equivalent and load it into the accumulator when the hex format is required.


Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa	aaa
Vmemory	V	All (See p. 3-50)	All (See p. 3-51)	All (See p. 3-52)	All (See p. 3-53)


Discrete Bit Flags	Description
SP54	on when RX, WX, RD, WT instructions are executed with the wrong parameters.



NOTE: Status flags are valid only until another instruction uses the same flag.

In the following example, when X1 is on, the WT instruction will write six bytes of data to an intelligent module in base 1, slot 2 starting at address 0 in the intelligent module and copy the information from Vmemory locations V1400–V1402.






Network Instructions

(RX)



Read from Network The Read from Network instruction is used by the master device on a network to read a block of data from another CPU. The function parameters are loaded into the first and second level of the accumulator stack and the accumulator by three additional instructions. Listed below are the steps necessary to program the Read from Intelligent module function.



Step 1: — Load the slave address (0-90 BCD) into the first byte and the PLC internal port (KF2) or slot number of the master DCM or ECOM (0-7) into the second byte of the second level of the accumulator stack.

Step 2: — Load the number of bytes to be transferred into the first level of the accumulator stack.


Step 3: — Load the address of the data to be read into the accumulator. This parameter requires a HEX value.

Step 4: — Insert the RX instruction which specifies the starting V memory location (Aaaa) where the data will be read from in the slave.

Helpful Hint: — For parameters that require HEX values, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa
V memory	V	All (See page 3–51)	All (See page 3–52)	All (See page 3–53)
Pointer	Р	All V mem. (See page 3-51)	All V mem. (See page 3-52)	All V mem. (See page 3-53)
Inputs	Х	0–177	0–777	0–1777
Outputs	Υ	0–177	0–777	0–1777
Control Relays	С	0–377	0–1777	0-3777
Stage	ge S 0–777		0–1777	0–1777
Timer	Т	0–177	0–377	0-377
Counter	СТ	0–177	0–177	0-377
Global I/O	GX/GY		_	0-3777
Special Relay	SP	0-137 540-617	0–137 540–617	0-137 540-617

In the following example, when X1 is on and the module busy relay SP124 (see special relays) is not on, the RX instruction will access a ECOM or DCM operating as a master in slot 2. Ten consecutive bytes of data (V2000 – V2004) will be read from a CPU at station address 5 and copied into V memory locations V2300–V2304 in the CPU with the master DCM or ECOM.




Handheld Programmer Keystrokes

\$ STR	$\boxed{\ \rightarrow\ }$	B 1	ENT						
W ANDN	$\boxed{\ \rightarrow\ }$	SHFT	SP STRN	B 1	C 2	E 4	ENT		
SHFT	L ANDST	D 3	$\boxed{\ \rightarrow\ }$	SHFT	K JMP	C 2	A 0	F 5	ENT
SHFT	L ANDST	D 3	$\boxed{\ \rightarrow\ }$	SHFT	K JMP	B 1	A 0	ENT	
SHFT	L ANDST	D 3	A 0	$\boxed{\ \rightarrow\ }$	C 2	D 3	A 0	A 0	ENT
SHFT	R ORN	X SET	\rightarrow	C 2	A 0	A 0	A 0	ENT	

Write to Network (WX)



The Write to Network instruction is used to write a block of data from the master device to a slave device on the same network. The function parameters are loaded into the first and second level of the accumulator stack and the accumulator by three additional instructions. Listed below are the steps necessary to program the Write to Network function.



Step 1: — Load the slave address (0–90 BCD) into the first byte and the PLC internal port (KF2) or slot number of the master DCM or ECOM (0–7) into the second byte of the second level of the accumulator stack.

Step 2: — Load the number of bytes to be transferred into the first level of the accumulator stack.


Step 3: — Load the address of the data in the master that is to be written to the network into the accumulator. This parameter requires a HEX value.

Step 4: — Insert the WX instruction which specifies the starting V memory location (Aaaa) where the data will be written to the slave.

Helpful Hint: — For parameters that require HEX values, the LDA instruction can be used to convert an octal address to the HEX equivalent and load the value into the accumulator.

Operand Data Type		DL240 Range	DL250-1 Range	DL260 Range
A		aaa	aaa	aaa
V memory	V	All (See page 3-51)	All (See page 3–52)	All (See page 3–53)
Pointer	Р	All V mem. (See page 3-51)	All V mem. (See page 3–52)	All V mem. (See page 3–53)
Inputs	Х	0–177	0–777	0-1777
Outputs	Y	0–177	0–777	0-1777
Control Relays	С	0-377	0–1777	0-3777
Stage	S	0–777	0–1777	0–1777
Timer	Т	0–177	0–377	0-377
Counter	CT	0–177	0–177	0-377
Global I/O	GX/GY		_	0–3777
Special Relay	SP	0-137 540-617	0-137 540-617	0-137 540-617

In the following example when X1 is on and the module busy relay SP124 (see special relays) is not on, the RX instruction will access a DCM or ECOM operating as a master in slot 2. 10 consecutive bytes of data is read from the CPU at station address 5 and copied to V memory locations V2000–V2004 in the slave CPU.



С

O INST#

С

JMP K J<u>MP</u>

SHFT

AND

ENT

ENT

ENT

ENT

D

SHFT

SHFT

 \rightarrow

SHFT

 \rightarrow

 \rightarrow

SHFT

SHFT

SHFT

SHFT

ANDST

L ANDST

W ANDN


Message Instructions

Fault (FAULT)



The Fault instruction is used to display a message on the handheld programmer or **Direct**SOFT32. The message has a maximum of 23 characters and can be either V memory data, numerical constant data or ASCII text.

To display the value in a V memory location, specify the V memory location in the instruction. To display the data in ACON (ASCII constant) or NCON (Numerical constant) instructions, specify the constant (K) value for the corresponding data label area.




Operand Data Type		DL240 Range	DL250-1 Range	DL260 Range
	Α	aaa	aaa	aaa
V memory	V	All (See page 3–51)	All (See page 3–52)	All (See page 3-53)
Constant	K	1–FFFF	1–FFFF	1–FFFF




NOTE: The FAULT instruction takes a considerable amount of time to execute. This is because the FAULT parameters are stored in EEPROM. Make sure you consider the instructions execution times (shown in Appendix C) if you are attempting to use the FAULT instructions in applications that require faster than normal execution cycles.

Fault Example

In the following example when X1 is on, the message SW 146 will display on the handheld programmer. The NCONs use the HEX ASCII equivalent of the text to be displayed. (The HEX ASCII for a blank is 20, a 1 is 31, 4 is 34 ...)



Handheld Programmer Keystrokes




N TMR SHFT ENT L ANDST \rightarrow ENT SHFT W ANDN O INST# N TMR S RST ENT SHFT N TMR SHFT \rightarrow ENT O INST# D Е D \rightarrow ENT

Data Label (DLBL)



The Data Label instruction marks the beginning of an ASCII / numeric data area. DLBLs are programmed after the End statement. A maximum of 64 (DL240 and DL250–1/260) or 32 (DL230) DLBL instructions can be used in a program. Multiple NCONs and ACONs can be used in a DLBL area.




Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa	aaa
Constant	К	1–FFFF	1–FFFF	1–FFFF	1–FFFF

ASCII Constant (ACON)



The ASCII Constant instruction is used with the DLBL instruction to store ASCII text for use with other instructions. Two ASCII characters can be stored in an ACON instruction. If only one character is stored in a ACON a leading space will be printed in the Fault message.




Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa	aaa
ASCII	Α	0-9 A-Z	0-9 A-Z	0-9 A-Z	0-9 A-Z

Numerical Constant (NCON)




The Numerical Constant instruction is used with the DLBL instruction to store the HEX ASCII equivalent of numerical data for use with other instructions. Two digits can be stored in an NCON instruction.



Operand Data Type		DL230 Range	DL240 Range	DL250-1 Range	DL260 Range
		aaa	aaa	aaa	aaa
Constant	K	0-FFFF	0-FFFF	0-FFFF	0-FFFF

Data Label Example

In the following example, an ACON and two NCON instructions are used within a DLBL instruction to build a text message. See the FAULT instruction for information on displaying messages.



Handheld Programmer Keystrokes


•

SHFT	E 4	N TMR	D 3	ENT						
SHFT	D 3	L ANDST	B 1	L ANDST	$[\;\rightarrow\;]$	B 1	ENT			
SHFT	A 0	C 2	O INST#	N TMR	$[\;\rightarrow\;]$	S RST	W ANDN	ENT		
SHFT	N TMR	C 2	O INST#	N TMR	\rightarrow	C 2	A 0	D 3	B 1	ENT
SHFT	N TMR	C 2	O INST#	N TMR	\rightarrow	D 3	E 4	D 3	G 6	ENT

Print Message (PRINT)




The Print Message instruction prints the embedded text or text/data variable message to the specified communications port (2 on the DL250–1/260 CPU), which must have the communications port configured.



Data Type		DL250-1 Range	DL260 Range
	Α	aaa	aaa
Constant	K	2	2

You may recall from the CPU specifications in Chapter 3 that the DL250–1 and DL260 ports are capable of several protocols. To configure a port using the Handheld Programmer, use AUX 56 and follow the prompts, making the same choices as indicated below on this page. To configure a port in *Direct*SOFT32, choose the PLC menu, then Setup, then Setup Secondary Comm Port.

- Port: From the port number list box at the top, choose "Port 2".
- **Protocol:** Click the check box to the left of "Non-sequence", and then you'll see the dialog box shown below.



- Memory Address: Choose a V-memory address for *Direct*SOFT32 to use to store the port setup information. You will need to reserve 9 words in V-memory for this purpose. Select "Always use for printing" if it applies.
- Baud Rate: Choose the baud rate that matches your printer.
- Stop Bits, Parity: Choose number of stop bits and parity setting to match your printer.



Then click the button indicated to send the Port 2 configuration to the CPU, and click Close. Then see Chapter 3 for port wiring information, in order to connect your printer to the DL250/260.

Port 2 on the DL250–1/260 has standard RS232 levels, and should work with most printer serial input connections.

Text element – this is used for printing character strings. The character strings are defined as the character (more than 0) ranged by the double quotation marks. Two hex numbers preceded by the dollar sign means an 8-bit ASCII character code. Also, two characters preceded by the dollar sign is interpreted according to the following table:

#	Character code	Description	
1	\$\$	Dollar sign (\$)	
2	\$"	Double quotation (")	
3	\$L or \$I	Line feed (LF)	
4	\$N or \$n	Carriage return line feed (CRLF)	
5	\$P or \$p	Form feed	
6	\$R or \$r	Carriage return (CR)	
7	\$T or \$t	Tab	

The following examples show various syntax conventions and the length of the output to the printer.

Example:

""	Length 0 without character
"A"	Length 1 with character A
" "	Length 1 with blank
" \$" "	Length 1 with double quotation mark
"\$R\$L"	Length 2 with one CR and one LF
"\$0D\$0A"	Length 2 with one CR and one LF
"\$\$"	Length 1 with one \$ mark

In printing an ordinary line of text, you will need to include **double quotation** marks before and after the text string. Error code 499 will occur in the CPU when the print instruction contains invalid text or no quotations. It is important to test your PRINT instruction data during the application development.

The following example prints the message to port 2. We use a PD contact, which causes the message instruction to be active for just one scan. Note the \$N at the end of the message, which produces a carriage return / line feed on the printer. This prepares the printer to print the next line, starting from the left margin.





V-memory element – this is used for printing V-memory contents in the integer format or real format. Use V-memory number or V-memory number with ":" and data type. The data types are shown in the table below. The Character code must be capital letters.

NOTE: There must be a space entered before and after the V-memory address to separate it from the text string. Failure to do this will result in an error code 499.

#	Character code	Description		
1	none	16-bit binary (decimal number)		
2	: B	: B 4 digit BCD		
3	: D	32-bit binary (decimal number)		
4	: D B	8 digit BCD		
5	: R	Floating point number (real number)		
6	: E	Floating point number (real number with exponent)		

Example:

V2000 Print binary data in V2000 for decimal number

V2000 : B Print BCD data in V2000


V2000 : D Print binary number in V2000 and V2001 for decimal number

V2000 : D B Print BCD data in V2000 and V2001

V2000 : R Print floating point number in V2000/V2001 as real number V2000 : E Print floating point number in V2000/V2001 as real number

with exponent

Example: The following example prints a message containing text and a variable. The "reactor temperature" labels the data, which is at V2000. You can use the : B qualifier after the V2000 if the data is in BCD format, for example. The final string adds the units of degrees to the line of text, and the \$N adds a carriage return / line feed.



Print the message to Port 2 when X1 makes an off-to-on transition.

∧ represents a space

Message will read:

Reactor temperature = 0156 deg

V-memory text element – this is used for printing text stored in V-memory. Use the % followed by the number of characters after V-memory number for representing the text. If you assign "0" as the number of characters, the print function will read the character count from the first location. Then it will start at the next V-memory location and read that number of ASCII codes for the text from memory.

Example:

V2000 % 16 16 characters in V2000 to V2007 are printed.

V2000 % 0 The characters in V2001 to Vxxxx (determined by the number

in V2000) will be printed.

Standard RL Instructions **Bit element** – this is used for printing the state of the designated bit in V-memory or a relay bit. The bit element can be assigned by the designating point (.) and bit number preceded by the V-memory number or relay number. The output type is described as shown in the table below.

#	Data format	Description
1	none	Print 1 for an ON state, and 0 for an OFF state
2	: BOOL	Print "TRUE" for an ON state, and "FALSE" for an OFF state
3	: ONOFF	Print "ON" for an ON state, and "OFF" for an OFF state

Example:

V2000 . 15 Prints the status of bit 15 in V2000, in 1/0 format

C100 Prints the status of C100 in 1/0 format

C100 : BOOL Prints the status of C100 in TRUE/FALSE format

C100 : ON/OFF Prints the status of C00 in ON/OFF format

V2000.15 : BOOL Prints the status of bit 15 in V2000 in TRUE/FALSE format

The maximum numbers of characters you can print is 128. The number of characters for each element is listed in the table below:

Element type	Maximum Characters
Text, 1 character	1
16 bit binary	6
32 bit binary	11
4 digit BCD	4
8 digit BCD	8
Floating point (real number)	13
Floating point (real with exponent)	13
V-memory/text	2
Bit (1/0 format)	1
Bit (TRUE/FALSE format)	5
Bit (ON/OFF format)	3


The handheld programmer's mnemonic is "PRINT", followed by the DEF field. Special relay flags SP116 and SP117 indicate the status of the DL250–1/260 CPU ports (busy, or communications error). See the appendix on special relays for a description.




NOTE: You must use the appropriate special relay in conjunction with the PRINT command to ensure the ladder program does not try to PRINT to a port that is still busy from a previous PRINT or WX or RX instruction.

MODBUS RTU Instructions (DL260)

MODBUS (MRX)



The MODBUS Read from Network (MRX) instruction is used by the DL260 network master to Read from Network read a block of data from a connected slave device and to write the data into V-memory addresses within the master. The instruction allows the user to specify the MODBUS Function Code, slave station address, starting master and slave memory addresses, number of elements to transfer, MODBUS data format and the Exception Response Buffer.



- Port Number: must be DL260 Port 2 (K2)
- **Slave Address:** specify a slave station address (0–247)
- Function Code: The following MODBUS function codes are supported by the MRX instruction:
 - 01 Read a group of coils
 - 02 Read a group of inputs
 - 03 Read holding registers
 - 04 Read input registers
 - 07 Read Exception status
- Start Slave Memory Address: specifies the starting slave memory address of the data to be read. See the table on the following page.
- Start Master Memory Address: specifies the starting memory address in the master where the data will be placed. See the table on the following page.
- Number of Elements: specifies how many coils, inputs, holding registers or input register will be read. See the table on the following page.
- MODBUS Data Format: specifies MODBUS 584/984 or 484 data format to be used
- **Exception Response Buffer:** specifies the master memory address where the Exception Response will be placed. See the table on the following page.

MRX Slave Memory Address

MRX Slave Address Ranges					
Function Code	MODBUS Data Format	Slave Address Range(s)			
01 – Read Coil	484 Mode	1–999			
01 – Read Coil	584/984 Mode	1–65535			
02 - Read Input Status	484 Mode	1001–1999			
02 - Read Input Status	584/984 Mode	10001–19999 (5 digit) or 100001–165535 (6 digit)			
03 – Read Holding Register	484 Mode	4001–4999			
03 – Read Holding Register	584/984	40001–49999 (5 digit) or 4000001–465535 (6 digit)			
04 - Read Input Register	484 Mode	3001–3999			
04 - Read Input Register	584/984 Mode	30001–39999 (5 digit) or 3000001–365535 (6 digit)			
07 - Read Exception Status	484 and 584/984 Mode	n/a			

MRX Master Memory Addresses

MRX Master Memory Address Ranges					
Operand Data Type	DL260 Range				
Inputs	Х	0–1777			
Outputs	Υ	0–1777			
Control Relays	С	0–3777			
Stage Bits	S	0–1777			
Timer Bits	Т	0–377			
Counter Bits	СТ	0–377			
Special Relays	SP	0–777			
V-memory	V	all (see page 3-53)			
Global Inputs	GX	0–3777			
Global Outputs	GY	0–3777			

MRX Number of Elements

Number of Elements					
Operand Data Type		DL260 Range			
V-memory	V	all (see page 3-53)			
Constant	K	Bits: 1–2000 Registers: 1–125			


MRX Exception Response Buffer

Exception Response Buffer			
Operand Data Type		DL260 Range	
V-memory	V	all (see page 3-53)	


MRX Example

DL260 port 2 has two Special Relay contacts associated with it (see Appendix D for comm port special relays). One indicates "Port busy" (SP116), and the other indicates "Port Communication Error" (SP117). The "Port Busy" bit is on while the PLC communicates with the slave. When the bit is off the program can initiate the next network request. The "Port Communication Error" bit turns on when the PLC has detected an error. Use of this bit is optional. When used, it should be ahead of any network instruction boxes since the error bit is reset when an MRX or MWX instruction is executed.


Typically network communications will last longer than 1 CPU scan. The program must wait for the communications to finish before starting the next transaction.



MODBUS Write to Network (MWX)



The MODBUS Write to Network (MWX) instruction is used to write a block of data from the network masters's (DL260) memory to MODBUS memory addresses within a slave device on the network. The instruction allows the user to specify the MODBUS Function Code, slave station address, starting master and slave memory addresses, number of elements to transfer, MODBUS data format and the Exception Response Buffer.



- Port Number: must be DL260 Port 2 (K2)
- Slave Address: specify a slave station address (0–247)
- Function Code: The following MODBUS function codes are supported by the MWX instruction:
 - 05 Force Single coil
 - 06 Preset Single Register
 - 15 Force Multiple Coils
 - 16 Preset Multiple Registers
- Start Slave Memory Address: specifies the starting slave memory address
 where the data will be written.
- Start Master Memory Address: specifies the starting address of the data in the master that is to written to the slave.
- Number of Elements: specifies how many consecutive coils or registers will be written to. This field is only active when either function code 15 or 16 is selected.
- MODBUS Data Format: specifies MODBUS 584/984 or 484 data format to be used
- Exception Response Buffer: specifies the master memory address where the Exception Response will be placed

MWX Slave Memory Address

MWX Slave Address Ranges				
Function Code	MODBUS Data Format	Slave Address Range(s)		
05 – Force Single Coil	484 Mode	1–999		
05 – Force Single Coil	584/984 Mode	1–65535		
06 – Preset Single Register	484 Mode	4001–4999		
06 – Preset Single Register	584/984 Mode	40001–49999 (5 digit) or 400001–465535 (6 digit)		
15 – Force Multiple Coils	484	1–999		
15 – Force Multiple Coils	585/984 Mode	1–65535		
16 – Preset Multiple Registers	484 Mode	4001–4999		
16 – Preset Multiple Registers	584/984 Mode	40001–49999 (5 digit) or 4000001–465535 (6 digit)		

MWX Master Memory Addresses

MWX Master Memory Address Ranges				
Operand Data Type		DL260 Range		
Inputs	Χ	0–1777		
Outputs	Y	0–1777		
Control Relays	С	0–3777		
Stage Bits	S	0–1777		
Timer Bits	Т	0–377		
Counter Bits	CT	0–377		
Special Relays	SP	0–777		
V-memory	V	all (see page 3-53)		
Global Inputs	GX	0–3777		
Global Outputs	GY	0–3777		

MWX Number of Elements

Number of Elements			
Operand Data Type		DL260 Range	
V-memory	V	all (see page 3-53)	
Constant	K	Bits: 1–2000 Registers: 1–125	


MWX Exception Response Buffer

Exception Response Buffer			
Operand Data Type		DL260 Range	
V-memory	V	all (see page 3-53)	

MWX Example

DL260 port 2 has two Special Relay contacts associated with it (see Appendix D for comm port special relays). One indicates "Port busy" (SP116), and the other indicates "Port Communication Error" (SP117). The "Port Busy" bit is on while the PLC communicates with the slave. When the bit is off the program can initiate the next network request. The "Port Communication Error" bit turns on when the PLC has detected an error. Use of this bit is optional. When used, it should be ahead of any network instruction boxes since the error bit is reset when an MRX or MWX instruction is executed.

Typically network communications will last longer than 1 CPU scan. The program must wait for the communications to finish before starting the next transaction.



ASCII Instructions (DL260)



The DL260 CPU supports several instructions and methods that allow ASCII strings to be read into and written from the PLC communications ports.

Specifically, port 2 on the DL260 can be used for either reading or writing raw ASCII strings, but cannot be used for both on the same CPU.

The DL260 can also decipher ASCII embedded within a supported protocol (K-Sequence, DirectNet, Modbus, Ethernet) via the CPU ports, H2-ECOM or D2-DCM module.

ASCII character tables and descriptions can be found at www.asciitable.com.

Reading ASCII Input Strings

There are several methods that the DL260 can use to read ASCII input strings.

- 1) **ASCII IN (AIN)** This instruction configures port 2 for raw ASCII input strings with parameters such as fixed and variable length ASCII strings, termination characters, byte swapping options, and instruction control bits. Use barcode scanners, weight scales, etc. to write raw ASCII input strings into port 2 based on the (AIN) instruction's parameters.
- 2) Write embedded ASCII strings directly to V-memory from an external HMI or similar master device via a supported communications protocol using the CPU ports, H2-ECOM or D2-DCM. The AIN instruction is not used in this case.
- 3) If a DL260 PLC is a master on a network, the Network Read instruction (RX) can be used to read embedded ASCII data from a slave device via a supported communications protocol using port 2, H2–ECOM or D2–DCM. The RX instruction places the data directly into V–memory.

Writing ASCII Output Strings

The following instructions can be used to write ASCII output strings:

- 1) **Print from V—memory (PRINTV)** Use this instruction to write raw ASCII strings out of port 2 to a display panel or a serial printer, etc. The instruction features the starting V—memory address, string length, byte swapping options, etc. When the instruction's permissive bit is enabled, the string is written to port 2.
- 2) **Print to V-memory (VPRINT)** Use this instruction to create pre–coded ASCII strings in the PLC (i.e. alarm messages). When the instruction's permissive bit is enabled, the message is loaded into a pre–defined V–memory address location. Then the (PRINTV) instruction may be used to write the pre–coded ASCII string out of port 2. American, European and Asian Time/Date stamps are supported.

Additionally, if a DL260 PLC is a master on a network, the Network Write instruction (WX) can be used to write embedded ASCII data to an HMI or slave device directly from V—memory via a supported communications protocol using port 2, H2–ECOM or D2–DCM.

Managing the ASCII Strings

The following instructions can be helpful in managing the ASCII strings within the CPUs V-memory:

ASCII Find (AFIND) – Finds where a specific portion of the ASCII string is located in continuous V–memory addresses. Forward and reverse searches are supported. **ASCII Extract (AEX)** – Extracts a specific portion (usually some data value) from the ASCII find location or other known ASCII data location.


Compare V-memory (CMPV) – This instruction is used to compare two blocks of V-memory addresses and is usually used to detect a change in an ASCII string. Compared data types must be of the same format (i.e. BCD, ASCII, etc.).

Swap Bytes (SWAPB) – usually used to swap V–memory bytes on ASCII data that was written directly to V–memory from an external HMI or similar master device via a communications protocol. The AIN and AEX instructions have a built–in byte swap feature.

ASCII Input (AIN)



The ASCII Input instruction allows the CPU to receive ASCII strings through the specified communications port and places the string into a series of specified V-memory registers. The ASCII data can be received as a fixed number of bytes or as a variable length string with a specified termination character(s). Other features include, Byte Swap preferences, Character Timeout, and user defined flag bits for Busy, Complete and Timeout Error.



AIN Fixed Length Configuration

Length Type: select fixed length based on the length of the ASCII string that will be sent to the CPU port

Port Number: must be DL260 port 2 (K2)

Data Destination: specifies where the ASCII string will be placed in V-memory

Fixed Length: specifies the length, in bytes, of the fixed length ASCII string the port will receive

Inter-character Timeout: if the amount of time between incoming ASCII characters exceeds the set time, the specified Timeout Error bit will be set. No data will be stored at the Data Destination V-memory location. The bit will reset when the AIN instruction permissive bits are disabled. Oms selection disables this feature.

First Character Timeout: if the amount of time from when the AIN is enabled to the time the first character is received exceeds the set time, the specified First Character Timeout bit will be set. The bit will reset when the AIN instruction permissive bits are disabled. Oms selection disables this feature.

Byte Swap: swaps the high–byte and low–byte within each V–memory register of the Fixed Length ASCII string. See the SWAPB instruction for details.

Busy Bit: is ON while the AIN instruction is receiving ASCII data

Complete Bit: is set once the ASCII data has been received for the specified fixed length and reset when the AIN instruction permissive bits are disabled.

Inter-character Timeout Error Bit: is set when the Character Timeout is exceed. See Character Timeout explanation above.


First Character Timeout Error Bit: is set when the First Character Timeout is exceed. See First Character Timeout explanation above.

Parameter	DL260 Range
Data Destination	All V-memory (See page 3-53)
Fixed Length	K1–128
Bits: Busy, Complete, Timeout Error, Overflow	C0-3777

Discrete Bit Flags	Description
SP53	On if the CPU cannot execute the instruction
SP71	On when a value used by the instruction is invalid
SP116	On when CPU port 2 is communicating with another device
SP117	On when CPU port 2 has experienced a communication error


AIN Fixed Length Examples

Fixed Length example when the PLC is reading the port continuously and timing is not critical



Fixed Length example when character to character timing is critical

```
AIN Complete
                      Intercharacter timeout
                                                                               AIN Port Number:
                                                                                                                   K2
5
                                                                                                               V2000
                                                                                     Data Destination:
                                                                                     Fixed Length:
                                                                                                                 K32
                                                                                     Interchar. Timeout :
                                                                                                                20ms
                                                                                     First Char. Timeout:
                                                                                                                None
                                                                                     Byte Swap :
                                                                                                                   ΑII
                                                                                     Busy:
                                                                                                                  C0
                                                                                     Complete:
                                                                                                                  C1
                                                                                     Interchar, Timeout Error:
                                                                                                                  C2
                                                                                     First Char. Timeout Error:
                                                                                                                  C3
                                                                                                      Data Read
     AIN Complete
                                                                                                        C100
6
                                                                                                         OUT
```



AIN Variable Length Configuration:

Length Type: select Variable Length if the ASCII string length followed by termination characters will vary in length

Port Number: must be DL260 port 2 (K2)

Data Destination: specifies where the ASCII string will be placed in V-memory

Maximum Variable Length: specifies, in bytes, the maximum length of a Variable Length ASCII string the port will receive

Inter-character Timeout: if the amount of time between incoming ASCII characters exceeds the set time, the Timeout Error bit will be set. No data will be stored at the Data Destination V-memory location. The Timeout Error bit will reset when the AIN instruction permissive bits are disabled. Oms selection disables this feature.

First Character Timeout: if the amount of time from when the AIN is enabled to the time the first character is received exceeds the set time, the specified First Character Timeout bit will be set. The bit will reset when the AIN instruction permissive bits are disabled. Oms selection disables this feature.

Byte Swap: swaps the high–byte and low–byte within each V–memory register of the Varaible Length ASCII string. See the SWAPB instruction for details.

Termination Code Length: consists of either 1 or 2 characters. Refer to the ASCII table on the following page.

Busy Bit: is ON while the AIN instruction is receiving ASCII data

Complete Bit: is set once the ASCII data has been received up to the termination code characters. It will be reset when the AIN instruction permissive bits are disabled.

Inter-character Timeout Error Bit: is set when the Character Timeout is exceed. See Character Timeout explanation above.

First Character Timeout Error Bit: is set when the First Character Timeout is exceed. See First Character Timeout explanation above.

Overflow Error Bit: is set when the ASCII data received exceeds the Maximum Variable Length specified.

Parameter	DL260 Range
Data Destination	All V-memory (See page 3-53)
Max. Variable Length	K1–128
Bits: Busy, Complete,	C0-3777
Timeout Error, Overflow	

AIN Variable Length Example

AIN Variable Length example used to read barcodes on boxes (PE = photoelectric sensor)

```
Box present PE
                                                                                                        Scan code
            C5
9
                                                                                                           SET
      Scan code
                                                                                 AIN Port Number:
                                                                                                                    K2
         C6
10
                                                                                      Data Destination :
                                                                                                                 V2000
                                                                                      Maximum Variable Length:
                                                                                                                   K40
                                                                                      Interchar, Timeout :
                                                                                                                100ms
                                                                                      First Char. Timeout:
                                                                                                               2000ms
                                                                                      Byte Swap :
                                                                                                             All but Null
                                                                                      Termination Code(s):
                                                                                                                    0D
                                                                                      Overflow Error:
                                                                                                                    C4
                                                                                      Busy:
                                                                                                                    C0
                                                                                      Complete:
                                                                                                                    C1
                                                                                      Interchar, Timeout Error:
                                                                                                                    C2
                                                                                      First Char. Timeout Error:
                                                                                                                    C3
         AIN Complete
                                                                                                        Scan code
               C1
11
                                                                                                           RST
      Intercharacter timeout
      Firstcharacter timeout
        AIN overflow error
               C4
      AIN Complete
                                                                                                       Data Read
                                                                                                          C100
           C1
12
                                                                                                          OUT
```

ASCII Find (AFIND)



The ASCII Find instruction locates a specific ASCII string or portion of an ASCII string within a range of V—memory registers and places the string's Found Index number (byte number where desired string is found), in Hex, into a specified V—memory register. Other features include, Search Starting Index number for skipping over unnecessary bytes before beginning the FIND operation, Forward or Reverse direction search, and From Beginning and From End selections to reference the Found Index Value.

Base Address: specifies the begining V-memory register where the entire ASCII string is stored in memory


Total Number of Bytes: specifies the total number of bytes to search for the desired ASCII string

Search Starting Index: specifies which byte to skip to (with respect to the Base Address) before begining the search

Direction: Forward begins the search from lower numbered V-memory registers to higher numbered V-memory registers. Reverse does the search from higher numbered V-memory registers to lower numbered V-memory registers.

Found Index Value: specifies whether the Begining or the End byte of the ASCII string found will be loaded into the Found Index register

Found Index: specifies the V-memory register where the Found Index Value will be stored. A value of FFFF will result if the desired string is not located in the memory registers specified. A value of EEEE will result if there is a conflict in the AFIND search parameters specified.



NOTE: Quotation marks are not required around the Search String item. Quotes are valid characters that the AFIND can search for.


Search for String: up to 128 characters.

Parameter	DL260 Range
Base Address	All V-memory (See page 3-53)
Total Number of Bytes	All V-memory (See page 3-53) or K1-128
Search Starting Index	All V-memory (See page 3-53) or K0-127
Found Index	All V-memory (See page 3–53)

Discrete Bit Flags	Description
SP53	On if the CPU cannot execute the instruction
SP71	On when a value used by the instruction is invalid


AFIND Search Example

In the following example, the AFIND instruction is used to search for the "day" portion of "Friday" in the ASCII string "Today is Friday.", which had previously been loaded into V—memory. Note that a Search Starting Index of constant (K) 5 combined with a Forward Direction Seach is used to prevent finding the "day" portion of the word "Today". The Found Index will be placed into V4000.




AFIND Example Combined with AEX Instruction

When an AIN instruction has executed, its' Complete bit can be used to trigger an AFIND instruction to search for a desired portion of the ASCII string. Once the string is found, the AEX instruction can be used to extract the located string.



ASCII Extract (AEX)



The ASCII Extract instruction extracts a specified number of bytes of ASCII data from one series of V-memory registers and places it into another series of V-memory registers. Other features include, Extract at Index for skipping over unnecessary bytes before begining the Extract operation, Shift ASCII Option, for One Byte Left or One Byte Right, Byte Swap and Convert data to a BCD format number.

Source Base Address: specifies the begining V-memory register where the entire ASCII string is stored in memory

Extract at Index: specifies which byte to skip to (with respect to the Source Base Address) before extracting the data


Number of Bytes: specifies the number of bytes to be extracted

Shift ASCII Option: shifts all extracted data one byte left or one byte right to displace "unwanted" characters if necessary

Byte Swap: swaps the high–byte and the low–byte within each V–memory register of the extracted data. See the SWAPB instruction for details.

Convert BCD(Hex) ASCII to BCD (Hex): if enabled, this will convert ASCII numerical characters to Hexidecimal numerical values

Destination Base Address: specifies the V-memory register where the extracted data will be stored



Parameter	DL260 Range
Source Base Address	All V-memory (See page 3-53)
Extract at Index	All V-memory (See page 3-53) or K0-127
Number of Bytes	K1–128
Destination Base Address	All V-memory (See page 3-53)

Discrete Bit Flags	Description
SP53	On if the CPU cannot execute the instruction
SP71	On when a value used by the instruction is invalid


See the previous page for an example usinig the AEX instruction.

The ASCII Compare instruction compares two groups of V-memory registers. The CMPV will compare any data type (ASCII to ASCII, BCD to BCD, etc.) of one series (group) of V-memory registers to another series of V-memory registers for a specified byte length.

"Compare from" Starting Address: specifies the begining V-memory register of the first group of V-memory registers to be compared from.

"Compare to" Starting Address: specifies the begining V-memory register of the second group of V-memory registers to be compared to.

Number of Bytes: specifies the length of each V-memory group to be compared




SP61 = 1 (ON), the result is equal SP61 = 0 (OFF), the result is not equal

Parameter	DL260 Range
Compare from Starting Address	All V-memory (See page 3-53)
Compare to Starting Address	All V-memory (See page 3-53)
Number of Bytes	All V-memory (See page 3-53) or K0-127

Discrete Bit Flags	Description
SP53	On if the CPU cannot execute the instruction
SP61	On when result is equal
SP71	On when a value used by the instruction is invalid

CMPV Example

The CMPV instruction executes when the AIN instruction is complete. If the compared V-memory tables are equal, SP61 will turn ON.



ASCII Print to V-memory (VPRINT)




The ASCII Print to V-memory instruction will write a specified ASCII string into a series of V-memory registers. Other features include Byte Swap, options to suppress or convert leading zeros or spaces, and _Date and _Time options for U.S., European, and Asian date formats and 12 or 24 hour time formats.

Byte Swap: swaps the high–byte and low–byte within each V–memory register the ASCII string is printed to. See the SWAPB instruction for details.

Print to Starting V-memory Address: specifies the begining of a series of V-memory addresses where the ASCII string will be placed by the VPRINT instruction.

Starting V-memory Address: the first V-memory register of the series of registers specified will contain the ASCII string's length in bytes.

Starting V-memory Address +1: the 2nd and subsequent registers will contain the ASCII string printed to V-memory.



Parameter	DL260 Range
Print to Starting V–memory Address	All V-memory (See page 3-53)

Discrete Bit Flags	Description
SP53	On if the CPU cannot execute the instruction
SP71	On when a value used by the instruction is invalid

VPRINT Time / Date Stamping— the codes in the table below can be used in the VPRINT ASCII string message to "print to V—memory" the current time and/or date.

#	Character code	Date / Time Stamp Options
1	_Date:us	American standard (month/day/2 digit year)
2	_Date:e	European standard (day/month/2 digit year)
3	_Date:a	Asian standard (2 digit year/month/day)
4	_Time:12	standard 12 hour clock (0–12 hour:min am/pm)
5	_Time:24	standard 24 hour clock (0–12 hour:min am/pm)



VPRINT V-memory element – the following modifiers can be used in the VPRINT ASCII string message to "print to V-memory" register contents in integer format or real format. Use V-memory number or V-memory number with ":" and data type. The data types are shown in the table below. The Character code must be capital letters.

NOTE: There must be a space entered before and after the V-memory address to separate it from the text string. Failure to do this will result in an error code 499.

#	Character code	Description
1	none	16-bit binary (decimal number)
2	: B	4 digit BCD
3	: D	32-bit binary (decimal number)
4	: D B	8 digit BCD
5	: R	Floating point number (real number)
6	: E	Floating point number (real number with exponent)

Examples:

V2000 Print binary data in V2000 for decimal number

V2000 : B Print BCD data in V2000

V2000 : D Print binary number in V2000 and V2001 for decimal number

V2000 : D B Print BCD data in V2000 and V2001

V2000 : R Print floating point number in V2000/V2001 as real number V2000 : E Print floating point number in V2000/V2001 as real number

with exponent

The following modifiers can be added to any of the modifies above to suppress or convert leading zeros or spaces. The character code must be capital letters.

#	Character code	Description
1	S	Suppresses leading spaces
2	C0	Converts leading spaces to zeros
3	0	Suppresses leading zeros

Example with V2000 = 0018 (binary format)

V-memory Register with	Number of Characters			
Modifier	1	2	3	4
V2000	0	0	1	8
V2000:B	0	0	1	2
V2000:B0	1	2		

Example with V2000 = sp sp18 (binary format) where sp = space

V-memory Register with	Number of Characters			
Modifier	1	2	3	4
V2000	sp	sp	1	8
V2000:B	sp	sp	1	2
V2000:BS	1	2		
V2000:BC0	0	0	1	2

VPRINT V-memory text element – the following is used for "printing to V-memory" text stored in registers. Use the % followed by the number of characters after V-memory number for representing the text. If you assign "0" as the number of characters, the function will read the character count from the first location. Then it will start at the next V-memory location and read that number of ASCII codes for the text from memory.

Example:

V2000 % 16 16 characters in V2000 to V2007 are printed.

V2000 % 0 The characters in V2001 to Vxxxx (determined by the number

in V2000) will be printed.

VPRINT Bit element – the following is used for "printing to V–memory" the state of the designated bit in V-memory or a control relay bit. The bit element can be assigned by the designating point (.) and bit number preceded by the V-memory number or relay number. The output type is described as shown in the table below.

#	Data format	Description
1	none	Print 1 for an ON state, and 0 for an OFF state
2	: BOOL	Print "TRUE" for an ON state, and "FALSE" for an OFF state
3	: ONOFF	Print "ON" for an ON state, and "OFF" for an OFF state

Example:

V2000 . 15 Prints the status of bit 15 in V2000, in 1/0 format

C100 Prints the status of C100 in 1/0 format

C100 : BOOL Prints the status of C100 in TRUE/FALSE format

C100 : ON/OFF Prints the status of C00 in ON/OFF format

V2000.15 : BOOL Prints the status of bit 15 in V2000 in TRUE/FALSE format

The maximum numbers of characters you can VPRINT is 128. The number of characters required for each element, regardless of whether the :S, :C0 or :0 modifiers are used, is listed in the table below.

Element type	Maximum Characters
Text, 1 character	1
16 bit binary	6
32 bit binary	11
4 digit BCD	4
8 digit BCD	8
Floating point (real number)	13
Floating point (real with exponent)	13
V-memory/text	2
Bit (1/0 format)	1
Bit (TRUE/FALSE format)	5
Bit (ON/OFF format)	3

Text element – the following is used for "printing to V-memory" character strings. The character strings are defined as the character (more than 0) ranged by the double quotation marks. Two hex numbers preceded by the dollar sign means an 8-bit ASCII character code. Also, two characters preceded by the dollar sign is interpreted according to the following table:

#	Character code	Description
1	\$\$	Dollar sign (\$)
2	\$"	Double quotation (")
3	\$L or \$I	Line feed (LF)
4	\$N or \$n	Carriage return line feed (CRLF)
5	\$P or \$p	Form feed
6	\$R or \$r	Carriage return (CR)
7	\$T or \$t	Tab

The following examples show various syntax conventions and the length of the output to the printer.


Example:

""	Length 0 without character
"A"	Length 1 with character A
""	Length 1 with blank
" \$" "	Length 1 with double quotation mark
"\$R\$L"	Length 2 with one CR and one LF
"\$0D\$0A"	Length 2 with one CR and one LF
"\$\$"	Length 1 with one \$ mark

In printing an ordinary line of text, you will need to include **double quotation** marks before and after the text string. Error code 499 will occur in the CPU when the print instruction contains invalid text or no quotations. It is important to test your VPRINT instruction data during the application development.

VPRINT Example Combined with PRINTV Instruction

The VPRINT instruction is used to create a string in V–memory. The PRINTV is used to print the string out of port 2.



ASCII Print from V-memory (PRINTV)



The ASCII Print from V—memory instruction will send an ASCII string out of the designated communications port from a specified series of V—memory registers for a specified length in number of bytes. Other features include user specified Append Characters to be placed after the desired data string for devices that require specific termination character(s), Byte Swap options, and user specified flags for Busy and Complete.

Port Number: must be DL260 port 2 (K2)

Start Address: specifies the begining of series of V–memory registers that contain the ASCII string to print


Number of Bytes: specifies the length of the string to print

Append Characters: specifies ASCII characters to be added to the end of the string for devices that require specific termination characters

Byte Swap: swaps the high–byte and low–byte within each V–memory register of the string while printing. See the SWAPB instruction for details.

Busy Bit: will be ON while the instruction is printing ASCII data

Complete Bit: will be set once the ASCII data has been printed and reset when the PRINTV instruction permissive bits are disabled.



Parameter	DL260 Range
Port Number	port 2 (K2)
Start Address	All V-memory (See page 3-53)
Number of Bytes	All V-memory (See page 3-53) or k1-128
Bits: Busy, Complete	C0-3777

Discrete Bit Flags	Description
SP53	On if the CPU cannot execute the instruction
SP71	On when a value used by the instruction is invalid
SP116	On when CPU port 2 is communicating with another device
SP117	On when CPU port 2 has experienced a communication error

See the previous page for an example using the PRINTV instruction.


ASCII Swap Bytes (SWAPB)



The ASCII Swap Bytes instruction swaps byte positions (high-byte to low-byte and low-byte to high-byte) within each V-memory register of a series of V-memory registers for a specified number of bytes.

Starting Address: specifies the begining of a series of V-memory registers the instruction will use to begin byte swapping

Number of Bytes: specifies the number of bytes, begining with the Starting Address, to byte swap




Parameter	DL260 Range
Starting Address	All V-memory (See page 3-53)
Number of Bytes	All V-memory (See page 3-53) or K1-128

Discrete Bit Flags	Description
SP53	On if the CPU cannot execute the instruction
SP71	On when a value used by the instruction is invalid

Byte Swap Preferences

No Byte Swapping

(AIN, AEX, PRINTV, VPRINT)






-,	
High	Low
000	05h
В	Α
D	С
XX	Е
	000 B D

Bvte


Byte Swap All





	Byte		
	High	Low	
V2000	0005h		
V2001	Α	В	
V2002	С	D	
V2003	Ε	XX	

Byte Swap All but Null





	Byte	
	High	Low
V2000	0005h	
V2001	Α	В
V2002	С	D
V2003	XX	Е

SWAPB Example

The AIN Complete bit is used to trigger the SWAPB instruction. Use a one–shot so the SWAPB only executes once.


```
AIN Complete
C1
Starting Address: V2001
Number of Bytes: K32
Byte Swap: All
```

ASCII Clear Buffer (ACRB)

The ASCII Clear Buffer instruction will clear the ASCII receive buffer of the specified communications port number.



Port Number: must be DL260 port 2 (K2)



ACRB Example

The AIN Complete bit or the AIN diagnostic bits are used to clear the ASCII buffer.



DL205 User Manual, 3rd Ed. 06/02

Informações sobre programação www.soliton.com.br - e-mail: soliton@soliton.com.br